OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] [src/] [synopsys_dc.setup] - Blame information for rev 65

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 64 fafa1971
/* setup the Setup...Defaults menu */
2
designer = "NISung"
3
company = "TSMC"
4 65 fafa1971
search_path = { /usr/design/techlibs/tsmc/digital/Front_End/timing_power/tcbn90lphpcg_150a }
5 64 fafa1971
hdlin_translate_off_skip_text = TRUE
6
link_library= { }
7 65 fafa1971
target_library= { tcbn90lphpcgtc.db }
8 64 fafa1971
symbol_library= { }
9
default_schematic_options = "-size infinite"
10
 
11
/* Site Specific Variables */
12
synthetic_library = {}
13
command_log_file = "./command.log"
14
view_command_log_file = "./view_command.log"
15
plot_command = "lpr -Plw"
16
text_print_command = "lpr -Plw"
17
 
18
/* enable Text Viewer feature */
19
hdlin_source_to_gates_mode = "high"
20
 
21
/* Synopsys to Compass EDIF interface */
22
edifin_ground_name = "VSS"
23
edifin_ground_net_name = "VSS"
24
edifin_ground_net_property_name = "global"
25
edifin_ground_net_property_value = "VSS"
26
edifin_ground_pin_name = "VSS"
27
edifin_ground_port_name = "VSS"
28
edifin_netlist_only = "true"
29
edifin_power_name = "VDD"
30
edifin_power_net_name = "VDD"
31
edifin_power_net_property_name = "global"
32
edifin_power_net_property_value = "VDD"
33
edifin_power_pin_name = "VDD"
34
edifin_power_port_name = "VDD"
35
edifin_power_and_ground_representation = "net"
36
edifout_ground_name = "VSS"
37
edifout_ground_net_name = "VSS"
38
edifout_ground_net_property_name = "global"
39
edifout_ground_net_property_value = "VSS"
40
edifout_ground_pin_name = "VSS"
41
edifout_ground_port_name = "VSS"
42
edifout_netlist_only = "true"
43
edifout_no_array = "true"
44
edifout_power_name = "VDD"
45
edifout_power_net_name = "VDD"
46
edifout_power_net_property_name = "global"
47
edifout_power_net_property_value = "VDD"
48
edifout_power_pin_name = "VDD"
49
edifout_power_port_name = "VDD"
50
edifout_power_and_ground_representation = "net"
51
write_name_nets_same_as_ports = "true"
52
compile_fix_multiple_port_nets = "true"
53
verilogout_no_tri = "true"
54
include TSMC_naming_rule.script

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.