| 1 |
2 |
jamieiles |
// Copyright Jamie Iles, 2017
|
| 2 |
|
|
//
|
| 3 |
|
|
// This file is part of s80x86.
|
| 4 |
|
|
//
|
| 5 |
|
|
// s80x86 is free software: you can redistribute it and/or modify
|
| 6 |
|
|
// it under the terms of the GNU General Public License as published by
|
| 7 |
|
|
// the Free Software Foundation, either version 3 of the License, or
|
| 8 |
|
|
// (at your option) any later version.
|
| 9 |
|
|
//
|
| 10 |
|
|
// s80x86 is distributed in the hope that it will be useful,
|
| 11 |
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 12 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 13 |
|
|
// GNU General Public License for more details.
|
| 14 |
|
|
//
|
| 15 |
|
|
// You should have received a copy of the GNU General Public License
|
| 16 |
|
|
// along with s80x86. If not, see .
|
| 17 |
|
|
|
| 18 |
|
|
module VirtualJTAG(input logic [1:0] ir_out,
|
| 19 |
|
|
input logic tdo,
|
| 20 |
|
|
output logic [1:0] ir_in,
|
| 21 |
|
|
output logic tck,
|
| 22 |
|
|
output logic tdi,
|
| 23 |
|
|
output logic virtual_state_cdr,
|
| 24 |
|
|
output logic virtual_state_cir,
|
| 25 |
|
|
output logic virtual_state_e1dr,
|
| 26 |
|
|
output logic virtual_state_e2dr,
|
| 27 |
|
|
output logic virtual_state_pdr,
|
| 28 |
|
|
output logic virtual_state_sdr,
|
| 29 |
|
|
output logic virtual_state_udr,
|
| 30 |
|
|
output logic virtual_state_uir);
|
| 31 |
|
|
|
| 32 |
|
|
sld_virtual_jtag #(.sld_auto_instance_index("YES"),
|
| 33 |
|
|
.sld_instance_index(0),
|
| 34 |
|
|
.sld_ir_width(2),
|
| 35 |
|
|
.sld_sim_action(""),
|
| 36 |
|
|
.sld_sim_n_scan(0),
|
| 37 |
|
|
.sld_sim_total_length(0))
|
| 38 |
|
|
sld_virtual_jtag_component(.ir_out(ir_out),
|
| 39 |
|
|
.tdo(tdo),
|
| 40 |
|
|
.ir_in(ir_in),
|
| 41 |
|
|
.tck(tck),
|
| 42 |
|
|
.tdi(tdi),
|
| 43 |
|
|
.virtual_state_cdr(virtual_state_cdr),
|
| 44 |
|
|
.virtual_state_cir(virtual_state_cir),
|
| 45 |
|
|
.virtual_state_e1dr(virtual_state_e1dr),
|
| 46 |
|
|
.virtual_state_e2dr(virtual_state_e2dr),
|
| 47 |
|
|
.virtual_state_pdr(virtual_state_pdr),
|
| 48 |
|
|
.virtual_state_sdr(virtual_state_sdr),
|
| 49 |
|
|
.virtual_state_udr(virtual_state_udr),
|
| 50 |
|
|
.virtual_state_uir(virtual_state_uir),
|
| 51 |
|
|
.jtag_state_cdr(),
|
| 52 |
|
|
.jtag_state_cir(),
|
| 53 |
|
|
.jtag_state_e1dr(),
|
| 54 |
|
|
.jtag_state_e1ir(),
|
| 55 |
|
|
.jtag_state_e2dr(),
|
| 56 |
|
|
.jtag_state_e2ir(),
|
| 57 |
|
|
.jtag_state_pdr(),
|
| 58 |
|
|
.jtag_state_pir(),
|
| 59 |
|
|
.jtag_state_rti(),
|
| 60 |
|
|
.jtag_state_sdr(),
|
| 61 |
|
|
.jtag_state_sdrs(),
|
| 62 |
|
|
.jtag_state_sir(),
|
| 63 |
|
|
.jtag_state_sirs(),
|
| 64 |
|
|
.jtag_state_tlr(),
|
| 65 |
|
|
.jtag_state_udr(),
|
| 66 |
|
|
.jtag_state_uir(),
|
| 67 |
|
|
.tms());
|
| 68 |
|
|
|
| 69 |
|
|
endmodule
|
