URL
https://opencores.org/ocsvn/s80186/s80186/trunk
[/] [s80186/] [trunk/] [fpga/] [sdram/] [Counter.sv] - Blame information for rev 2
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
jamieiles |
// Copyright Jamie Iles, 2017
|
| 2 |
|
|
//
|
| 3 |
|
|
// This file is part of s80x86.
|
| 4 |
|
|
//
|
| 5 |
|
|
// s80x86 is free software: you can redistribute it and/or modify
|
| 6 |
|
|
// it under the terms of the GNU General Public License as published by
|
| 7 |
|
|
// the Free Software Foundation, either version 3 of the License, or
|
| 8 |
|
|
// (at your option) any later version.
|
| 9 |
|
|
//
|
| 10 |
|
|
// s80x86 is distributed in the hope that it will be useful,
|
| 11 |
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 12 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 13 |
|
|
// GNU General Public License for more details.
|
| 14 |
|
|
//
|
| 15 |
|
|
// You should have received a copy of the GNU General Public License
|
| 16 |
|
|
// along with s80x86. If not, see .
|
| 17 |
|
|
|
| 18 |
|
|
module Counter #(parameter count_width = 0,
|
| 19 |
|
|
parameter count_max = 255)
|
| 20 |
|
|
(input logic clk,
|
| 21 |
|
|
input logic reset,
|
| 22 |
|
|
output logic [count_width - 1:0] count);
|
| 23 |
|
|
|
| 24 |
|
|
reg [count_width - 1:0] count_reg;
|
| 25 |
|
|
|
| 26 |
|
|
always @(posedge clk) begin
|
| 27 |
|
|
if (reset)
|
| 28 |
|
|
count_reg <= 0;
|
| 29 |
|
|
else if (count_reg != count_max[count_width - 1:0])
|
| 30 |
|
|
count_reg <= count_reg + 1'b1;
|
| 31 |
|
|
end
|
| 32 |
|
|
|
| 33 |
|
|
assign count = count_reg;
|
| 34 |
|
|
|
| 35 |
|
|
endmodule
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.