OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [movs.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
void EmulatorPimpl::movsba4()
19
{
20
    auto movs = [&]() {
21
        auto v = mem->read<uint8_t>(get_phys_addr(
22
            registers->get(get_segment(false)), registers->get(SI)));
23
        mem->write<uint8_t>(
24
            get_phys_addr(registers->get(ES), registers->get(DI)), v);
25
 
26
        if (registers->get_flag(DF)) {
27
            registers->set(DI, registers->get(DI) - 1);
28
            registers->set(SI, registers->get(SI) - 1);
29
        } else {
30
            registers->set(DI, registers->get(DI) + 1);
31
            registers->set(SI, registers->get(SI) + 1);
32
        }
33
    };
34
    do_rep(movs, []() { return false; });
35
}
36
 
37
void EmulatorPimpl::movswa5()
38
{
39
    auto movs = [&]() {
40
        auto v = mem->read<uint16_t>(get_phys_addr(
41
            registers->get(get_segment(false)), registers->get(SI)));
42
        mem->write<uint16_t>(
43
            get_phys_addr(registers->get(ES), registers->get(DI)), v);
44
 
45
        if (registers->get_flag(DF)) {
46
            registers->set(DI, registers->get(DI) - 2);
47
            registers->set(SI, registers->get(SI) - 2);
48
        } else {
49
            registers->set(DI, registers->get(DI) + 2);
50
            registers->set(SI, registers->get(SI) + 2);
51
        }
52
    };
53
    do_rep(movs, []() { return false; });
54
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.