OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [outs.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
void EmulatorPimpl::outsb6e()
19
{
20
    auto outs = [&]() {
21
        auto v = mem->read<uint8_t>(
22
            get_phys_addr(registers->get(DS), registers->get(SI)));
23
        write_io8(registers->get(DX), v);
24
 
25
        if (registers->get_flag(DF))
26
            registers->set(SI, registers->get(SI) - 1);
27
        else
28
            registers->set(SI, registers->get(SI) + 1);
29
    };
30
    do_rep(outs, []() { return false; });
31
}
32
 
33
void EmulatorPimpl::outsw6f()
34
{
35
    auto outs = [&]() {
36
        auto v = mem->read<uint16_t>(
37
            get_phys_addr(registers->get(DS), registers->get(SI)));
38
        write_io16(registers->get(DX), v);
39
 
40
        if (registers->get_flag(DF))
41
            registers->set(SI, registers->get(SI) - 2);
42
        else
43
            registers->set(SI, registers->get(SI) + 2);
44
    };
45
    do_rep(outs, []() { return false; });
46
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.