OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [scas.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
void EmulatorPimpl::scasbae()
19
{
20
    auto scas = [&]() {
21
        auto v = mem->read<uint8_t>(
22
            get_phys_addr(registers->get(ES), registers->get(DI)));
23
 
24
        uint8_t result;
25
        uint16_t flags;
26
        std::tie(flags, result) = do_sub<uint8_t>(registers->get(AL), v);
27
        registers->set_flags(flags, OF | SF | ZF | CF | PF | AF);
28
 
29
        if (registers->get_flag(DF))
30
            registers->set(DI, registers->get(DI) - 1);
31
        else
32
            registers->set(DI, registers->get(DI) + 1);
33
    };
34
    do_rep(scas, [&]() { return string_rep_complete(); });
35
}
36
 
37
void EmulatorPimpl::scasbaf()
38
{
39
    auto scas = [&]() {
40
        auto v = mem->read<uint16_t>(
41
            get_phys_addr(registers->get(ES), registers->get(DI)));
42
 
43
        uint16_t result;
44
        uint16_t flags;
45
        std::tie(flags, result) = do_sub<uint16_t>(registers->get(AX), v);
46
        registers->set_flags(flags, OF | SF | ZF | CF | PF | AF);
47
 
48
        if (registers->get_flag(DF))
49
            registers->set(DI, registers->get(DI) - 2);
50
        else
51
            registers->set(DI, registers->get(DI) + 2);
52
    };
53
    do_rep(scas, [&]() { return string_rep_complete(); });
54
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.