OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [tests/] [integration/] [CMakeLists.txt] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
# Copyright Jamie Iles, 2017
2
#
3
# This file is part of s80x86.
4
#
5
# s80x86 is free software: you can redistribute it and/or modify
6
# it under the terms of the GNU General Public License as published by
7
# the Free Software Foundation, either version 3 of the License, or
8
# (at your option) any later version.
9
#
10
# s80x86 is distributed in the hope that it will be useful,
11
# but WITHOUT ANY WARRANTY; without even the implied warranty of
12
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
# GNU General Public License for more details.
14
#
15
# You should have received a copy of the GNU General Public License
16
# along with s80x86.  If not, see .
17
 
18
file(MAKE_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR}/coverage)
19
 
20
macro(configure_test test_file)
21
    configure_file(${test_file} ${CMAKE_CURRENT_BINARY_DIR}/${test_file})
22
endmacro(configure_test)
23
 
24
macro(system_test test_file sim)
25
    add_test(${sim}_${test_file} python ${CMAKE_CURRENT_BINARY_DIR}/${test_file} ${sim})
26
    set_tests_properties(${sim}_${test_file} PROPERTIES TIMEOUT 30)
27
    set_property(TEST ${sim}_${test_file} PROPERTY ENVIRONMENT "PYTHONPATH=${CMAKE_CURRENT_BINARY_DIR}/..:${CMAKE_CURRENT_BINARY_DIR}/../../python")
28
    if (${sim} MATCHES "^JTAGCPU$")
29
        set_tests_properties(${sim}_${test_file} PROPERTIES RESOURCE_LOCK "JTAG")
30
    endif()
31
    set_tests_properties(${sim}_${test_file} PROPERTIES LABELS ${sim})
32
endmacro(system_test)
33
 
34
configure_test(moves.py)
35
configure_test(calls_and_jumps.py)
36
configure_test(modrm_override.py)
37
configure_test(irq.py)
38
configure_test(singlestep.py)
39
system_test(moves.py Sim)
40
system_test(moves.py RTLCPU)
41
system_test(moves.py JTAGCPU)
42
system_test(calls_and_jumps.py Sim)
43
system_test(calls_and_jumps.py RTLCPU)
44
system_test(calls_and_jumps.py JTAGCPU)
45
system_test(modrm_override.py Sim)
46
system_test(modrm_override.py RTLCPU)
47
system_test(modrm_override.py JTAGCPU)
48
system_test(singlestep.py Sim)
49
system_test(singlestep.py RTLCPU)
50
system_test(singlestep.py JTAGCPU)
51
system_test(irq.py JTAGCPU)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.