OpenCores
URL https://opencores.org/ocsvn/sardmips/sardmips/trunk

Subversion Repositories sardmips

[/] [sardmips/] [branches/] [avendor/] [source/] [cpu/] [writeback_ctrl.cpp] - Blame information for rev 12

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 igorloi
#include "writeback_ctrl.h"
2
 
3
void writeback_ctrl::do_writeback_ctrl()
4
{
5
        if((m_wb_IBUS.read() == SC_LOGIC_1)          ||
6
           (m_wb_inst_addrl.read() == SC_LOGIC_1)    ||
7
           (m_wb_syscall_exception.read() == SC_LOGIC_1)   ||
8
           (m_wb_illegal_instruction.read() == SC_LOGIC_1) ||
9
           (m_wb_ovf_excep.read() == SC_LOGIC_1) ||
10
           (m_wb_DBUS.read() == SC_LOGIC_1)    ||
11
           (m_wb_data_addrl.read() == SC_LOGIC_1)   ||
12
           (m_wb_data_addrs.read() == SC_LOGIC_1)   ||
13
           (m_wb_interrupt_signal.read() == SC_LOGIC_1))
14
           wb_exception.write(SC_LOGIC_1);
15
        else
16
           wb_exception.write(SC_LOGIC_0);
17
 
18
 
19
 
20
 
21
 
22
 
23
 
24
 
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.