OpenCores
URL https://opencores.org/ocsvn/sata_controller_core/sata_controller_core/trunk

Subversion Repositories sata_controller_core

[/] [sata_controller_core/] [trunk/] [sata2_bus_v1_00_a/] [base_system/] [__xps/] [DDR3_SDRAM_ctrl_path_params.v] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 ashwin_men 
// This file has been automatically generated.  Do not modify.
2 
parameter C_NCK_PER_CLK          = 2;
3 
parameter C_TWR                  = 15000;
4 
parameter C_CTRL_COMPLETE_INDEX = 0;
5 
parameter C_CTRL_IS_WRITE_INDEX = 1;
6 
parameter C_CTRL_DFI_RAS_N_0_INDEX = 2;
7 
parameter C_CTRL_DFI_CAS_N_0_INDEX = 3;
8 
parameter C_CTRL_DFI_WE_N_0_INDEX = 4;
9 
parameter C_CTRL_DP_WRFIFO_POP_INDEX = 8;
10 
parameter C_CTRL_AP_COL_CNT_LOAD_INDEX = 12;
11 
parameter C_CTRL_AP_COL_CNT_ENABLE_INDEX = 13;
12 
parameter C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 14;
13 
parameter C_CTRL_AP_ROW_COL_SEL_INDEX = 15;
14 
parameter C_CTRL_REPEAT4_INDEX = 17;
15 
parameter C_CTRL_DFI_WRDATA_EN_INDEX = 18;
16 
parameter C_CTRL_DFI_RDDATA_EN_INDEX = 19;
17 
parameter C_CTRL_DFI_RAS_N_1_INDEX = 20;
18 
parameter C_CTRL_DFI_CAS_N_1_INDEX = 21;
19 
parameter C_CTRL_DFI_WE_N_1_INDEX = 22;
20 
parameter C_CTRL_AP_OTF_ADDR12_INDEX = 23;
21 
parameter C_B16_REPEAT_CNT = 0;
22 
parameter C_B32_REPEAT_CNT = 0;
23 
parameter C_B64_REPEAT_CNT = 0;
24 
parameter C_ZQCS_REPEAT_CNT = 6;
25 
parameter C_BASEADDR_CTRL0 = 9'h000;
26 
parameter C_HIGHADDR_CTRL0 = 9'h00f;
27 
parameter integer C_SKIP_1_VALUE = 9'h001;
28 
parameter C_BASEADDR_CTRL1 = 9'h010;
29 
parameter C_HIGHADDR_CTRL1 = 9'h01b;
30 
parameter C_BASEADDR_CTRL2 = 9'h01c;
31 
parameter C_HIGHADDR_CTRL2 = 9'h02b;
32 
parameter integer C_SKIP_2_VALUE = 9'h001;
33 
parameter C_BASEADDR_CTRL3 = 9'h02c;
34 
parameter C_HIGHADDR_CTRL3 = 9'h037;
35 
parameter C_BASEADDR_CTRL4 = 9'h038;
36 
parameter C_HIGHADDR_CTRL4 = 9'h047;
37 
parameter integer C_SKIP_3_VALUE = 9'h001;
38 
parameter C_BASEADDR_CTRL5 = 9'h048;
39 
parameter C_HIGHADDR_CTRL5 = 9'h053;
40 
parameter C_BASEADDR_CTRL6 = 9'h054;
41 
parameter C_HIGHADDR_CTRL6 = 9'h063;
42 
parameter integer C_SKIP_4_VALUE = 9'h001;
43 
parameter C_BASEADDR_CTRL7 = 9'h064;
44 
parameter C_HIGHADDR_CTRL7 = 9'h06f;
45 
parameter C_BASEADDR_CTRL8 = 9'h070;
46 
parameter C_HIGHADDR_CTRL8 = 9'h081;
47 
parameter integer C_SKIP_5_VALUE = 9'h001;
48 
parameter C_BASEADDR_CTRL9 = 9'h082;
49 
parameter C_HIGHADDR_CTRL9 = 9'h08e;
50 
parameter C_BASEADDR_CTRL10 = 9'h08f;
51 
parameter C_HIGHADDR_CTRL10 = 9'h0a4;
52 
parameter integer C_SKIP_6_VALUE = 9'h001;
53 
parameter C_BASEADDR_CTRL11 = 9'h0a5;
54 
parameter C_HIGHADDR_CTRL11 = 9'h0b5;
55 
parameter C_BASEADDR_CTRL12 = 9'h0b6;
56 
parameter C_HIGHADDR_CTRL12 = 9'h0d3;
57 
parameter integer C_SKIP_7_VALUE = 9'h001;
58 
parameter C_BASEADDR_CTRL13 = 9'h0d4;
59 
parameter C_HIGHADDR_CTRL13 = 9'h0ec;
60 
parameter C_BASEADDR_CTRL14 = 9'h0ed;
61 
parameter C_HIGHADDR_CTRL14 = 9'h106;
62 
parameter C_BASEADDR_CTRL15 = 9'h107;
63 
parameter C_HIGHADDR_CTRL15 = 9'h107;
64 
parameter C_BASEADDR_CTRL16 = 9'h108;
65 
parameter C_HIGHADDR_CTRL16 = 9'h110;
66 
parameter C_CTRL_BRAM_INIT_3F = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
67 
parameter C_CTRL_BRAM_INIT_3E = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
68 
parameter C_CTRL_BRAM_INIT_3D = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
69 
parameter C_CTRL_BRAM_INIT_3C = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
70 
parameter C_CTRL_BRAM_INIT_3B = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
71 
parameter C_CTRL_BRAM_INIT_3A = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
72 
parameter C_CTRL_BRAM_INIT_39 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
73 
parameter C_CTRL_BRAM_INIT_38 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
74 
parameter C_CTRL_BRAM_INIT_37 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
75 
parameter C_CTRL_BRAM_INIT_36 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
76 
parameter C_CTRL_BRAM_INIT_35 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
77 
parameter C_CTRL_BRAM_INIT_34 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
78 
parameter C_CTRL_BRAM_INIT_33 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
79 
parameter C_CTRL_BRAM_INIT_32 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
80 
parameter C_CTRL_BRAM_INIT_31 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
81 
parameter C_CTRL_BRAM_INIT_30 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
82 
parameter C_CTRL_BRAM_INIT_2F = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
83 
parameter C_CTRL_BRAM_INIT_2E = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
84 
parameter C_CTRL_BRAM_INIT_2D = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
85 
parameter C_CTRL_BRAM_INIT_2C = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
86 
parameter C_CTRL_BRAM_INIT_2B = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
87 
parameter C_CTRL_BRAM_INIT_2A = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
88 
parameter C_CTRL_BRAM_INIT_29 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
89 
parameter C_CTRL_BRAM_INIT_28 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
90 
parameter C_CTRL_BRAM_INIT_27 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
91 
parameter C_CTRL_BRAM_INIT_26 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
92 
parameter C_CTRL_BRAM_INIT_25 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
93 
parameter C_CTRL_BRAM_INIT_24 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
94 
parameter C_CTRL_BRAM_INIT_23 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC;
95 
parameter C_CTRL_BRAM_INIT_22 = 256'h000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C;
96 
parameter C_CTRL_BRAM_INIT_21 = 256'h0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C;
97 
parameter C_CTRL_BRAM_INIT_20 = 256'h0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C;
98 
parameter C_CTRL_BRAM_INIT_1F = 256'h0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C;
99 
parameter C_CTRL_BRAM_INIT_1E = 256'h0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C;
100 
parameter C_CTRL_BRAM_INIT_1D = 256'h0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C;
101 
parameter C_CTRL_BRAM_INIT_1C = 256'h0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C;
102 
parameter C_CTRL_BRAM_INIT_1B = 256'h0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C;
103 
parameter C_CTRL_BRAM_INIT_1A = 256'h0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A;
104 
parameter C_CTRL_BRAM_INIT_19 = 256'h0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E;
105 
parameter C_CTRL_BRAM_INIT_18 = 256'h0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E;
106 
parameter C_CTRL_BRAM_INIT_17 = 256'h0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E;
107 
parameter C_CTRL_BRAM_INIT_16 = 256'h0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D;
108 
parameter C_CTRL_BRAM_INIT_15 = 256'h00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C;
109 
parameter C_CTRL_BRAM_INIT_14 = 256'h0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E;
110 
parameter C_CTRL_BRAM_INIT_13 = 256'h0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E;
111 
parameter C_CTRL_BRAM_INIT_12 = 256'h0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A;
112 
parameter C_CTRL_BRAM_INIT_11 = 256'h0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C;
113 
parameter C_CTRL_BRAM_INIT_10 = 256'h0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E;
114 
parameter C_CTRL_BRAM_INIT_0F = 256'h0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E;
115 
parameter C_CTRL_BRAM_INIT_0E = 256'h0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E;
116 
parameter C_CTRL_BRAM_INIT_0D = 256'h0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C;
117 
parameter C_CTRL_BRAM_INIT_0C = 256'h0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A;
118 
parameter C_CTRL_BRAM_INIT_0B = 256'h0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E;
119 
parameter C_CTRL_BRAM_INIT_0A = 256'h0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C;
120 
parameter C_CTRL_BRAM_INIT_09 = 256'h0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C;
121 
parameter C_CTRL_BRAM_INIT_08 = 256'h0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E;
122 
parameter C_CTRL_BRAM_INIT_07 = 256'h0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E;
123 
parameter C_CTRL_BRAM_INIT_06 = 256'h0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C;
124 
parameter C_CTRL_BRAM_INIT_05 = 256'h0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A;
125 
parameter C_CTRL_BRAM_INIT_04 = 256'h0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E;
126 
parameter C_CTRL_BRAM_INIT_03 = 256'h0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C;
127 
parameter C_CTRL_BRAM_INIT_02 = 256'h0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C;
128 
parameter C_CTRL_BRAM_INIT_01 = 256'h0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E;
129 
parameter C_CTRL_BRAM_INIT_00 = 256'h0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E;
130 
parameter C_CTRL_BRAM_SRVAL = 36'h0000002FC;
131 
parameter C_CTRL_BRAM_INITP_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
132 
parameter C_CTRL_BRAM_INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
133 
parameter C_CTRL_BRAM_INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
134 
parameter C_CTRL_BRAM_INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
135 
parameter C_CTRL_BRAM_INITP_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
136 
parameter C_CTRL_BRAM_INITP_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
137 
parameter C_CTRL_BRAM_INITP_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
138 
parameter C_CTRL_BRAM_INITP_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
139 
parameter C_CTRL_Q0_DELAY = 1;
140 
parameter C_CTRL_Q1_DELAY = 1;
141 
parameter C_CTRL_Q2_DELAY = 2;
142 
parameter C_CTRL_Q3_DELAY = 2;
143 
parameter C_CTRL_Q4_DELAY = 2;
144 
parameter C_CTRL_Q5_DELAY = 0;
145 
parameter C_CTRL_Q6_DELAY = 0;
146 
parameter C_CTRL_Q7_DELAY = 0;
147 
parameter C_CTRL_Q8_DELAY = 1;
148 
parameter C_CTRL_Q9_DELAY = 0;
149 
parameter C_CTRL_Q10_DELAY = 0;
150 
parameter C_CTRL_Q11_DELAY = 0;
151 
parameter C_CTRL_Q12_DELAY = 1;
152 
parameter C_CTRL_Q13_DELAY = 1;
153 
parameter C_CTRL_Q14_DELAY = 1;
154 
parameter C_CTRL_Q15_DELAY = 1;
155 
parameter C_CTRL_Q16_DELAY = 0;
156 
parameter C_CTRL_Q17_DELAY = 1;
157 
parameter C_CTRL_Q18_DELAY = 2;
158 
parameter C_CTRL_Q19_DELAY = 2;
159 
parameter C_CTRL_Q20_DELAY = 2;
160 
parameter C_CTRL_Q21_DELAY = 2;
161 
parameter C_CTRL_Q22_DELAY = 2;
162 
parameter C_CTRL_Q23_DELAY = 1;
163 
parameter C_CTRL_Q24_DELAY = 0;
164 
parameter C_CTRL_Q25_DELAY = 0;
165 
parameter C_CTRL_Q26_DELAY = 0;
166 
parameter C_CTRL_Q27_DELAY = 0;
167 
parameter C_CTRL_Q28_DELAY = 0;
168 
parameter C_CTRL_Q29_DELAY = 0;
169 
parameter C_CTRL_Q30_DELAY = 0;
170 
parameter C_CTRL_Q31_DELAY = 0;
171 
parameter C_CTRL_Q32_DELAY = 0;
172 
parameter C_CTRL_Q33_DELAY = 0;
173 
parameter C_CTRL_Q34_DELAY = 0;
174 
parameter C_CTRL_Q35_DELAY = 0;
175 
parameter C_CTRL_ARB_RDMODWR_DELAY = 0;
176 
parameter C_CTRL_AP_COL_DELAY = 1;
177 
parameter C_CTRL_AP_PI_ADDR_CE_DELAY = 0;
178 
parameter C_CTRL_AP_PORT_SELECT_DELAY = 0;
179 
parameter C_CTRL_AP_PIPELINE1_CE_DELAY = 0;
180 
parameter C_CTRL_DP_LOAD_RDWDADDR_DELAY = 2;
181 
parameter C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 15;
182 
parameter C_CTRL_DP_SIZE_DELAY = 2;
183 
parameter C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 1;
184 
parameter C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 5;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.