1 |
11 |
ashwin_men |
##############################################################
|
2 |
|
|
#
|
3 |
|
|
# Xilinx Core Generator version 12.2
|
4 |
|
|
# Date: Wed Jun 13 13:43:39 2012
|
5 |
|
|
#
|
6 |
|
|
##############################################################
|
7 |
|
|
#
|
8 |
|
|
# This file contains the customisation parameters for a
|
9 |
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
10 |
|
|
# that you do not manually alter this file as it may cause
|
11 |
|
|
# unexpected and unsupported behavior.
|
12 |
|
|
#
|
13 |
|
|
##############################################################
|
14 |
|
|
#
|
15 |
|
|
# BEGIN Project Options
|
16 |
|
|
SET addpads = false
|
17 |
|
|
SET asysymbol = true
|
18 |
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
19 |
|
|
SET createndf = false
|
20 |
|
|
SET designentry = VHDL
|
21 |
|
|
SET device = xc6vlx240t
|
22 |
|
|
SET devicefamily = virtex6
|
23 |
|
|
SET flowvendor = Other
|
24 |
|
|
SET formalverification = false
|
25 |
|
|
SET foundationsym = false
|
26 |
|
|
SET implementationfiletype = Ngc
|
27 |
|
|
SET package = ff1156
|
28 |
|
|
SET removerpms = false
|
29 |
|
|
SET simulationfiles = Structural
|
30 |
|
|
SET speedgrade = -1
|
31 |
|
|
SET verilogsim = false
|
32 |
|
|
SET vhdlsim = true
|
33 |
|
|
# END Project Options
|
34 |
|
|
# BEGIN Select
|
35 |
|
|
SELECT ILA_(ChipScope_Pro_-_Integrated_Logic_Analyzer) family Xilinx,_Inc. 1.03.a
|
36 |
|
|
# END Select
|
37 |
|
|
# BEGIN Parameters
|
38 |
|
|
CSET component_name=sata_rx_frame_ila
|
39 |
|
|
CSET counter_width_1=Disabled
|
40 |
|
|
CSET counter_width_10=Disabled
|
41 |
|
|
CSET counter_width_11=Disabled
|
42 |
|
|
CSET counter_width_12=Disabled
|
43 |
|
|
CSET counter_width_13=Disabled
|
44 |
|
|
CSET counter_width_14=Disabled
|
45 |
|
|
CSET counter_width_15=Disabled
|
46 |
|
|
CSET counter_width_16=Disabled
|
47 |
|
|
CSET counter_width_2=Disabled
|
48 |
|
|
CSET counter_width_3=Disabled
|
49 |
|
|
CSET counter_width_4=Disabled
|
50 |
|
|
CSET counter_width_5=Disabled
|
51 |
|
|
CSET counter_width_6=Disabled
|
52 |
|
|
CSET counter_width_7=Disabled
|
53 |
|
|
CSET counter_width_8=Disabled
|
54 |
|
|
CSET counter_width_9=Disabled
|
55 |
|
|
CSET data_port_width=0
|
56 |
|
|
CSET data_same_as_trigger=true
|
57 |
|
|
CSET enable_storage_qualification=true
|
58 |
|
|
CSET enable_trigger_output_port=false
|
59 |
|
|
CSET exclude_from_data_storage_1=false
|
60 |
|
|
CSET exclude_from_data_storage_10=false
|
61 |
|
|
CSET exclude_from_data_storage_11=false
|
62 |
|
|
CSET exclude_from_data_storage_12=false
|
63 |
|
|
CSET exclude_from_data_storage_13=false
|
64 |
|
|
CSET exclude_from_data_storage_14=false
|
65 |
|
|
CSET exclude_from_data_storage_15=false
|
66 |
|
|
CSET exclude_from_data_storage_16=false
|
67 |
|
|
CSET exclude_from_data_storage_2=false
|
68 |
|
|
CSET exclude_from_data_storage_3=false
|
69 |
|
|
CSET exclude_from_data_storage_4=false
|
70 |
|
|
CSET exclude_from_data_storage_5=false
|
71 |
|
|
CSET exclude_from_data_storage_6=false
|
72 |
|
|
CSET exclude_from_data_storage_7=false
|
73 |
|
|
CSET exclude_from_data_storage_8=false
|
74 |
|
|
CSET exclude_from_data_storage_9=false
|
75 |
|
|
CSET match_type_1=basic_with_edges
|
76 |
|
|
CSET match_type_10=basic_with_edges
|
77 |
|
|
CSET match_type_11=basic_with_edges
|
78 |
|
|
CSET match_type_12=basic_with_edges
|
79 |
|
|
CSET match_type_13=basic_with_edges
|
80 |
|
|
CSET match_type_14=basic_with_edges
|
81 |
|
|
CSET match_type_15=basic_with_edges
|
82 |
|
|
CSET match_type_16=basic_with_edges
|
83 |
|
|
CSET match_type_2=basic_with_edges
|
84 |
|
|
CSET match_type_3=basic_with_edges
|
85 |
|
|
CSET match_type_4=basic_with_edges
|
86 |
|
|
CSET match_type_5=basic_with_edges
|
87 |
|
|
CSET match_type_6=basic_with_edges
|
88 |
|
|
CSET match_type_7=basic_with_edges
|
89 |
|
|
CSET match_type_8=basic_with_edges
|
90 |
|
|
CSET match_type_9=basic_with_edges
|
91 |
|
|
CSET match_units_1=1
|
92 |
|
|
CSET match_units_10=1
|
93 |
|
|
CSET match_units_11=1
|
94 |
|
|
CSET match_units_12=1
|
95 |
|
|
CSET match_units_13=1
|
96 |
|
|
CSET match_units_14=1
|
97 |
|
|
CSET match_units_15=1
|
98 |
|
|
CSET match_units_16=1
|
99 |
|
|
CSET match_units_2=1
|
100 |
|
|
CSET match_units_3=1
|
101 |
|
|
CSET match_units_4=1
|
102 |
|
|
CSET match_units_5=1
|
103 |
|
|
CSET match_units_6=1
|
104 |
|
|
CSET match_units_7=1
|
105 |
|
|
CSET match_units_8=1
|
106 |
|
|
CSET match_units_9=1
|
107 |
|
|
CSET max_sequence_levels=1
|
108 |
|
|
CSET number_of_trigger_ports=16
|
109 |
|
|
CSET sample_data_depth=1024
|
110 |
|
|
CSET sample_on=Rising
|
111 |
|
|
CSET trigger_port_width_1=4
|
112 |
|
|
CSET trigger_port_width_10=32
|
113 |
|
|
CSET trigger_port_width_11=32
|
114 |
|
|
CSET trigger_port_width_12=8
|
115 |
|
|
CSET trigger_port_width_13=16
|
116 |
|
|
CSET trigger_port_width_14=16
|
117 |
|
|
CSET trigger_port_width_15=16
|
118 |
|
|
CSET trigger_port_width_16=32
|
119 |
|
|
CSET trigger_port_width_2=32
|
120 |
|
|
CSET trigger_port_width_3=8
|
121 |
|
|
CSET trigger_port_width_4=4
|
122 |
|
|
CSET trigger_port_width_5=4
|
123 |
|
|
CSET trigger_port_width_6=8
|
124 |
|
|
CSET trigger_port_width_7=32
|
125 |
|
|
CSET trigger_port_width_8=32
|
126 |
|
|
CSET trigger_port_width_9=32
|
127 |
|
|
CSET use_rpms=true
|
128 |
|
|
# END Parameters
|
129 |
|
|
GENERATE
|
130 |
|
|
# CRC: 2a41b836
|