OpenCores
URL https://opencores.org/ocsvn/sata_controller_core/sata_controller_core/trunk

Subversion Repositories sata_controller_core

[/] [sata_controller_core/] [trunk/] [sata2_bus_v1_00_a/] [base_system/] [system.xmp] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 ashwin_men
#Please do not modify this file by hand
2
XmpVersion: 12.2
3
VerMgmt: 12.2
4
IntStyle: default
5
MHS File: system.mhs
6
MSS File: system.mss
7
Architecture: virtex6
8
Device: xc6vlx240t
9
Package: ff1156
10
SpeedGrade: -1
11
UserCmd1:
12
UserCmd1Type: 0
13
UserCmd2:
14
UserCmd2Type: 0
15
GenSimTB: 0
16
SdkExportBmmBit: 1
17
SdkExportDir: SDK/SDK_Export
18
InsertNoPads: 0
19
WarnForEAArch: 1
20
HdlLang: VHDL
21
SimModel: BEHAVIORAL
22
UcfFile: data/system.ucf
23
EnableParTimingError: 1
24
ShowLicenseDialog: 1
25
Processor: microblaze_0
26
BootLoop: 0
27
XmdStub: 0
28
SwProj: sata_test
29
Processor: microblaze_0
30
Executable: sata_test/executable.elf
31
Source: sata_test/sata_test.c
32
DefaultInit: executable
33
InitBram: 1
34
Active: 1
35
CompilerOptLevel: 2
36
GlobPtrOpt: 0
37
DebugSym: 1
38
ProfileFlag: 0
39
ProgStart:
40
StackSize:
41
HeapSize:
42
LinkerScript:
43
ProgCCFlags:
44
CompileInXps: 1
45
NonXpsApp: 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.