OpenCores
URL https://opencores.org/ocsvn/sata_controller_core/sata_controller_core/trunk

Subversion Repositories sata_controller_core

[/] [sata_controller_core/] [trunk/] [sata2_fifo_v1_00_a/] [syn/] [Makefile] - Blame information for rev 5

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 ashwin_men
PROJECT=sata_core
2
COMPONENT=sata_core
3
DEVICE=xc6vlx240tff1156-1
4
XST_PRJ=$(PROJECT).scr
5
XST_SRP=$(PROJECT).srp
6
 
7
SYNTHESIS=$(COMPONENT).ngc
8
NGDBUILD=$(COMPONENT).ngd
9
MAP=$(COMPONENT)_map.ncd
10
PAR=$(COMPONENT).ncd
11
BITS=$(COMPONENT).bit
12
 
13
#netlist: $(NETLIST)
14
synthesis: $(SYNTHESIS)
15
ngdbuild: $(NGDBUILD)
16
map: $(MAP)
17
par: $(PAR)
18
bits: $(BITS)
19
 
20
#$(NETLIST):
21
#       make ../netlist/
22
 
23
$(SYNTHESIS):
24
        xst -ifn $(XST_PRJ) -ofn $(XST_SRP)
25
 
26
$(NGDBUILD):
27
        ngdbuild -p $(DEVICE) -sd ../netlist -uc ../ucf/$(COMPONENT).ucf $(COMPONENT).ngc
28
 
29
$(MAP):
30
        map -o sata_core_map.ncd -pr b -ol high -timing -xe n -global_opt on $(COMPONENT).ngd $(COMPONENT).pcf
31
 
32
$(PAR):
33
        par -w -ol high sata_core_map.ncd $(COMPONENT).ncd $(COMPONENT).pcf
34
 
35
$(BITS):
36
        bitgen -w -f ../etc/bitgen.ut $(COMPONENT)
37
 
38
clean:
39
        rm -rf $(COMPONENT).lso $(COMPONENT).ngc $(COMPONENT).ngc_xst.xrpt $(PROJECT).ngr $(XST_SRP) _xmsgs *.xrpt *.lst *.ngo *.bld *.log *.xpi xlnx_auto_0.ise xlnx_auto_0_xdb xst *~
40
        rm -rf $(COMPONENT).ngd
41
        rm -rf $(COMPONENT)_map.ncd $(COMPONENT)_map.map $(COMPONENT)_map.mrp $(COMPONENT)_map.ngm $(COMPONENT)_map.psr
42
        rm -rf $(COMPONENT)_pad.csv $(COMPONENT)_pad.txt
43
        rm -rf $(COMPONENT).ncd $(COMPONENT).pad $(COMPONENT).par $(COMPONENT).pcf $(COMPONENT).ptwx $(COMPONENT).unroutes $(COMPONENT).drc $(COMPONENT).bgn
44
        rm -rf $(COMPONENT).bit
45
        rm -rf *.xml *.html *.xwbt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.