1 |
2 |
DavidRAMBA |
#=============================================================================
|
2 |
|
|
# TITRE : TOP_FPGACOSIL2
|
3 |
|
|
# DESCRIPTION :
|
4 |
|
|
# Fichier de contrainte du FPGA Concentrateur SIL2
|
5 |
|
|
# FICHIER : top_fpgacosil2.ucf
|
6 |
|
|
#=============================================================================
|
7 |
|
|
# CREATION
|
8 |
|
|
# DATE AUTEUR PROJET REVISION
|
9 |
|
|
# 10/04/2014 DRA SATURN V1.0
|
10 |
|
|
#=============================================================================
|
11 |
|
|
# HISTORIQUE DES MODIFICATIONS :
|
12 |
|
|
# DATE AUTEUR PROJET REVISION
|
13 |
|
|
#=============================================================================
|
14 |
|
|
#-----------------------------
|
15 |
|
|
# definition des timings
|
16 |
|
|
#-----------------------------
|
17 |
|
|
NET "clk_24" TNM_NET = "clk_24";
|
18 |
|
|
TIMESPEC TS_clk_24 = PERIOD "clk_24" 35 ns HIGH 50 %;
|
19 |
|
|
NET "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out[0]" TNM_NET = "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out<0>";
|
20 |
|
|
TIMESPEC TS_inst_pcieif_s6_pcie_v1_4_i_gt_refclk_out_0_ = PERIOD "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out<0>" 10 ns HIGH 50 %;
|
21 |
|
|
|
22 |
|
|
TIMEGRP "pmp_dat" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmwr" FALLING;
|
23 |
|
|
INST "pmd[0]" TNM = "pmp_dat";
|
24 |
|
|
INST "pmd[1]" TNM = "pmp_dat";
|
25 |
|
|
INST "pmd[2]" TNM = "pmp_dat";
|
26 |
|
|
INST "pmd[3]" TNM = "pmp_dat";
|
27 |
|
|
INST "pmd[4]" TNM = "pmp_dat";
|
28 |
|
|
INST "pmd[5]" TNM = "pmp_dat";
|
29 |
|
|
INST "pmd[6]" TNM = "pmp_dat";
|
30 |
|
|
INST "pmd[7]" TNM = "pmp_dat";
|
31 |
|
|
|
32 |
|
|
TIMEGRP "pmp_add" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmall" RISING;
|
33 |
|
|
INST "pmd[0]" TNM = "pmp_add";
|
34 |
|
|
INST "pmd[1]" TNM = "pmp_add";
|
35 |
|
|
INST "pmd[2]" TNM = "pmp_add";
|
36 |
|
|
INST "pmd[3]" TNM = "pmp_add";
|
37 |
|
|
INST "pmd[4]" TNM = "pmp_add";
|
38 |
|
|
INST "pmd[5]" TNM = "pmp_add";
|
39 |
|
|
INST "pmd[6]" TNM = "pmp_add";
|
40 |
|
|
|
41 |
|
|
#-----------------------------
|
42 |
|
|
# Definition du pinning
|
43 |
|
|
#-----------------------------
|
44 |
|
|
INST "inst_pcieif/s6_pcie_v1_4_i/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i" LOC = GTPA1_DUAL_X0Y0;
|
45 |
|
|
NET "cclk" LOC = R15;
|
46 |
|
|
NET "cdehigh_5vid" LOC = D17;
|
47 |
|
|
NET "cdehigh_5vls1" LOC = C17;
|
48 |
|
|
NET "cdehigh_5vls2" LOC = F14;
|
49 |
|
|
NET "cdehigh_5vlsm2" LOC = H12;
|
50 |
|
|
NET "cdehigh_5vcan" LOC = E16;
|
51 |
|
|
NET "cdelow_5vid" LOC = G14;
|
52 |
|
|
NET "cdelow_5vls1" LOC = F16;
|
53 |
|
|
NET "cdelow_5vls2" LOC = C18;
|
54 |
|
|
NET "cdelow_5vlsm2" LOC = D18;
|
55 |
|
|
NET "cdelow_5vcan" LOC = G13;
|
56 |
|
|
NET "clk_24" LOC = G11;
|
57 |
|
|
NET "clk_25" LOC = K3;
|
58 |
|
|
NET "cso_b" LOC = V3;
|
59 |
|
|
NET "din_miso" LOC = R13;
|
60 |
|
|
NET "interrupt" LOC = V13;
|
61 |
|
|
NET "led_confok" LOC = P12;
|
62 |
|
|
NET "led_fail" LOC = U13;
|
63 |
|
|
NET "led_run" LOC = P15;
|
64 |
|
|
NET "ls485_de1" LOC = E18;
|
65 |
|
|
NET "ls485_de2" LOC = F18;
|
66 |
|
|
NET "ls485_ren1" LOC = K12;
|
67 |
|
|
NET "ls485_ren2" LOC = H13;
|
68 |
|
|
NET "ls485_rx1" LOC = K13;
|
69 |
|
|
NET "ls485_rx2" LOC = H14;
|
70 |
|
|
NET "ls485_tx1" LOC = F17;
|
71 |
|
|
NET "ls485_tx2" LOC = H15;
|
72 |
|
|
NET "mosi" LOC = T13;
|
73 |
|
|
NET "pci_clk_p" LOC = B8;
|
74 |
|
|
NET "pci_clk_n" LOC = A8;
|
75 |
|
|
NET "pci_exp_rxn" LOC = C5;
|
76 |
|
|
NET "pci_exp_rxp" LOC = D5;
|
77 |
|
|
NET "pci_exp_txn" LOC = A4;
|
78 |
|
|
NET "pci_exp_txp" LOC = B4;
|
79 |
|
|
NET "pci_rstn" LOC = J13;
|
80 |
|
|
NET "pci_spare" LOC = K15;
|
81 |
|
|
NET "pci_waken" LOC = K14;
|
82 |
|
|
NET "pic_rx" LOC = P18;
|
83 |
|
|
NET "pic_sck" LOC = L15;
|
84 |
|
|
NET "pic_sdi" LOC = H17;
|
85 |
|
|
NET "pic_sdo" LOC = L16;
|
86 |
|
|
NET "pic_spare[0]" LOC = L18;
|
87 |
|
|
NET "pic_spare[1]" LOC = M16;
|
88 |
|
|
NET "pic_spare[2]" LOC = M18;
|
89 |
|
|
NET "pic_spare[3]" LOC = N17;
|
90 |
|
|
NET "pic_ssn" LOC = H18;
|
91 |
|
|
NET "pic_tx" LOC = P17;
|
92 |
|
|
NET "pmalh" LOC = V9;
|
93 |
|
|
NET "pmall" LOC = T9;
|
94 |
|
|
NET "pmd[0]" LOC = P8;
|
95 |
|
|
NET "pmd[1]" LOC = N7;
|
96 |
|
|
NET "pmd[2]" LOC = V7;
|
97 |
|
|
NET "pmd[3]" LOC = U7;
|
98 |
|
|
NET "pmd[4]" LOC = V8;
|
99 |
|
|
NET "pmd[5]" LOC = U8;
|
100 |
|
|
NET "pmd[6]" LOC = N8;
|
101 |
|
|
NET "pmd[7]" LOC = M8;
|
102 |
|
|
NET "pmrd" LOC = T6;
|
103 |
|
|
NET "pmwr" LOC = T8;
|
104 |
|
|
NET "power_rstn" LOC = T18;
|
105 |
|
|
NET "prog_b" LOC = J1;
|
106 |
|
|
NET "rst_fpgan" LOC = J18;
|
107 |
|
|
NET "rst_n" LOC = K18;
|
108 |
|
|
NET "rst_switchn" LOC = U18;
|
109 |
|
|
NET "scl" LOC = F6;
|
110 |
|
|
NET "sda" LOC = F5;
|
111 |
|
|
NET "spare[0]" LOC = U2;
|
112 |
|
|
NET "spare[1]" LOC = U1;
|
113 |
|
|
NET "spare[2]" LOC = T2;
|
114 |
|
|
NET "spare[3]" LOC = T1;
|
115 |
|
|
NET "spare[4]" LOC = P2;
|
116 |
|
|
NET "spare[5]" LOC = P1;
|
117 |
|
|
NET "spare[6]" LOC = N2;
|
118 |
|
|
NET "spare[7]" LOC = N1;
|
119 |
|
|
NET "tp[22]" LOC = B3;
|
120 |
|
|
NET "tp[23]" LOC = E6;
|
121 |
|
|
NET "tp[24]" LOC = A3;
|
122 |
|
|
NET "tp[25]" LOC = F7;
|
123 |
|
|
NET "tp[26]" LOC = G8;
|
124 |
|
|
NET "tp[27]" LOC = G9;
|
125 |
|
|
NET "tp[28]" LOC = E8;
|
126 |
|
|
NET "uc_pmacs1" LOC = E3;
|
127 |
|
|
NET "uc_pmacs2" LOC = H5;
|
128 |
|
|
NET "uc_pmalh" LOC = H4;
|
129 |
|
|
NET "uc_pmall" LOC = K5;
|
130 |
|
|
NET "uc_pmd[0]" LOC = F2;
|
131 |
|
|
NET "uc_pmd[1]" LOC = J6;
|
132 |
|
|
NET "uc_pmd[2]" LOC = J7;
|
133 |
|
|
NET "uc_pmd[3]" LOC = G1;
|
134 |
|
|
NET "uc_pmd[4]" LOC = G3;
|
135 |
|
|
NET "uc_pmd[5]" LOC = K6;
|
136 |
|
|
NET "uc_pmd[6]" LOC = L7;
|
137 |
|
|
NET "uc_pmd[7]" LOC = H3;
|
138 |
|
|
NET "uc_pmrd" LOC = F1;
|
139 |
|
|
NET "uc_pmwr" LOC = L5;
|
140 |
|
|
NET "uc_sck" LOC = F4;
|
141 |
|
|
NET "uc_sdi" LOC = D1;
|
142 |
|
|
NET "uc_sdo" LOC = D2;
|
143 |
|
|
NET "uc_ssn" LOC = F3;
|
144 |
|
|
NET "wp_flashn" LOC = H1;
|
145 |
|
|
|
146 |
|
|
#-----------------------------
|
147 |
|
|
# Definition des niveaux électriques
|
148 |
|
|
#-----------------------------
|
149 |
|
|
NET "cclk" IOSTANDARD = LVCMOS33;
|
150 |
|
|
NET "cdehigh_5vid" IOSTANDARD = LVCMOS33;
|
151 |
|
|
NET "cdehigh_5vls1" IOSTANDARD = LVCMOS33;
|
152 |
|
|
NET "cdehigh_5vls2" IOSTANDARD = LVCMOS33;
|
153 |
|
|
NET "cdehigh_5vlsm2" IOSTANDARD = LVCMOS33;
|
154 |
|
|
NET "cdehigh_5vcan" IOSTANDARD = LVCMOS33;
|
155 |
|
|
NET "cdelow_5vid" IOSTANDARD = LVCMOS33;
|
156 |
|
|
NET "cdelow_5vls1" IOSTANDARD = LVCMOS33;
|
157 |
|
|
NET "cdelow_5vls2" IOSTANDARD = LVCMOS33;
|
158 |
|
|
NET "cdelow_5vlsm2" IOSTANDARD = LVCMOS33;
|
159 |
|
|
NET "cdelow_5vcan" IOSTANDARD = LVCMOS33;
|
160 |
|
|
NET "clk_24" IOSTANDARD = LVCMOS33;
|
161 |
|
|
NET "clk_25" IOSTANDARD = LVCMOS33;
|
162 |
|
|
NET "cso_b" IOSTANDARD = LVCMOS33;
|
163 |
|
|
NET "din_miso" IOSTANDARD = LVCMOS33;
|
164 |
|
|
NET "interrupt" IOSTANDARD = LVCMOS33;
|
165 |
|
|
NET "led_confok" IOSTANDARD = LVCMOS33;
|
166 |
|
|
NET "led_fail" IOSTANDARD = LVCMOS33;
|
167 |
|
|
NET "led_run" IOSTANDARD = LVCMOS33;
|
168 |
|
|
NET "ls485_de1" IOSTANDARD = LVCMOS33;
|
169 |
|
|
NET "ls485_de2" IOSTANDARD = LVCMOS33;
|
170 |
|
|
NET "ls485_ren1" IOSTANDARD = LVCMOS33;
|
171 |
|
|
NET "ls485_ren2" IOSTANDARD = LVCMOS33;
|
172 |
|
|
NET "ls485_rx1" IOSTANDARD = LVCMOS33;
|
173 |
|
|
NET "ls485_rx2" IOSTANDARD = LVCMOS33;
|
174 |
|
|
NET "ls485_tx1" IOSTANDARD = LVCMOS33;
|
175 |
|
|
NET "ls485_tx2" IOSTANDARD = LVCMOS33;
|
176 |
|
|
NET "mosi" IOSTANDARD = LVCMOS33;
|
177 |
|
|
NET "pci_clk_p" IOSTANDARD = LVCMOS33;
|
178 |
|
|
NET "pci_exp_rxp" IOSTANDARD = LVCMOS33;
|
179 |
|
|
NET "pci_exp_txp" IOSTANDARD = LVCMOS33;
|
180 |
|
|
NET "pci_rstn" IOSTANDARD = LVCMOS33;
|
181 |
|
|
NET "pci_spare" IOSTANDARD = LVCMOS33;
|
182 |
|
|
NET "pci_waken" IOSTANDARD = LVCMOS33;
|
183 |
|
|
NET "pic_rx" IOSTANDARD = LVCMOS33;
|
184 |
|
|
NET "pic_sck" IOSTANDARD = LVCMOS33;
|
185 |
|
|
NET "pic_sdi" IOSTANDARD = LVCMOS33;
|
186 |
|
|
NET "pic_sdo" IOSTANDARD = LVCMOS33;
|
187 |
|
|
NET "pic_spare[0]" IOSTANDARD = LVCMOS33;
|
188 |
|
|
NET "pic_spare[1]" IOSTANDARD = LVCMOS33;
|
189 |
|
|
NET "pic_spare[2]" IOSTANDARD = LVCMOS33;
|
190 |
|
|
NET "pic_spare[3]" IOSTANDARD = LVCMOS33;
|
191 |
|
|
NET "pic_ssn" IOSTANDARD = LVCMOS33;
|
192 |
|
|
NET "pic_tx" IOSTANDARD = LVCMOS33;
|
193 |
|
|
NET "pmalh" IOSTANDARD = LVCMOS33;
|
194 |
|
|
NET "pmall" IOSTANDARD = LVCMOS33;
|
195 |
|
|
NET "pmd[0]" IOSTANDARD = LVCMOS33;
|
196 |
|
|
NET "pmd[1]" IOSTANDARD = LVCMOS33;
|
197 |
|
|
NET "pmd[2]" IOSTANDARD = LVCMOS33;
|
198 |
|
|
NET "pmd[3]" IOSTANDARD = LVCMOS33;
|
199 |
|
|
NET "pmd[4]" IOSTANDARD = LVCMOS33;
|
200 |
|
|
NET "pmd[5]" IOSTANDARD = LVCMOS33;
|
201 |
|
|
NET "pmd[6]" IOSTANDARD = LVCMOS33;
|
202 |
|
|
NET "pmd[7]" IOSTANDARD = LVCMOS33;
|
203 |
|
|
NET "pmrd" IOSTANDARD = LVCMOS33;
|
204 |
|
|
NET "pmwr" IOSTANDARD = LVCMOS33;
|
205 |
|
|
NET "power_rstn" IOSTANDARD = LVCMOS33;
|
206 |
|
|
NET "prog_b" IOSTANDARD = LVCMOS33;
|
207 |
|
|
NET "rst_fpgan" IOSTANDARD = LVCMOS33;
|
208 |
|
|
NET "rst_n" IOSTANDARD = LVCMOS33;
|
209 |
|
|
NET "rst_switchn" IOSTANDARD = LVCMOS33;
|
210 |
|
|
NET "scl" IOSTANDARD = LVCMOS33;
|
211 |
|
|
NET "sda" IOSTANDARD = LVCMOS33;
|
212 |
|
|
NET "spare[0]" IOSTANDARD = LVCMOS33;
|
213 |
|
|
NET "spare[1]" IOSTANDARD = LVCMOS33;
|
214 |
|
|
NET "spare[2]" IOSTANDARD = LVCMOS33;
|
215 |
|
|
NET "spare[3]" IOSTANDARD = LVCMOS33;
|
216 |
|
|
NET "spare[4]" IOSTANDARD = LVCMOS33;
|
217 |
|
|
NET "spare[5]" IOSTANDARD = LVCMOS33;
|
218 |
|
|
NET "spare[6]" IOSTANDARD = LVCMOS33;
|
219 |
|
|
NET "spare[7]" IOSTANDARD = LVCMOS33;
|
220 |
|
|
NET "tp[22]" IOSTANDARD = LVCMOS33;
|
221 |
|
|
NET "tp[23]" IOSTANDARD = LVCMOS33;
|
222 |
|
|
NET "tp[24]" IOSTANDARD = LVCMOS33;
|
223 |
|
|
NET "tp[25]" IOSTANDARD = LVCMOS33;
|
224 |
|
|
NET "tp[26]" IOSTANDARD = LVCMOS33;
|
225 |
|
|
NET "tp[27]" IOSTANDARD = LVCMOS33;
|
226 |
|
|
NET "tp[28]" IOSTANDARD = LVCMOS33;
|
227 |
|
|
NET "uc_pmacs1" IOSTANDARD = LVCMOS33;
|
228 |
|
|
NET "uc_pmacs2" IOSTANDARD = LVCMOS33;
|
229 |
|
|
NET "uc_pmalh" IOSTANDARD = LVCMOS33;
|
230 |
|
|
NET "uc_pmall" IOSTANDARD = LVCMOS33;
|
231 |
|
|
NET "uc_pmd[0]" IOSTANDARD = LVCMOS33;
|
232 |
|
|
NET "uc_pmd[1]" IOSTANDARD = LVCMOS33;
|
233 |
|
|
NET "uc_pmd[2]" IOSTANDARD = LVCMOS33;
|
234 |
|
|
NET "uc_pmd[3]" IOSTANDARD = LVCMOS33;
|
235 |
|
|
NET "uc_pmd[4]" IOSTANDARD = LVCMOS33;
|
236 |
|
|
NET "uc_pmd[5]" IOSTANDARD = LVCMOS33;
|
237 |
|
|
NET "uc_pmd[6]" IOSTANDARD = LVCMOS33;
|
238 |
|
|
NET "uc_pmd[7]" IOSTANDARD = LVCMOS33;
|
239 |
|
|
NET "uc_pmrd" IOSTANDARD = LVCMOS33;
|
240 |
|
|
NET "uc_pmwr" IOSTANDARD = LVCMOS33;
|
241 |
|
|
NET "uc_sck" IOSTANDARD = LVCMOS33;
|
242 |
|
|
NET "uc_sdi" IOSTANDARD = LVCMOS33;
|
243 |
|
|
NET "uc_sdo" IOSTANDARD = LVCMOS33;
|
244 |
|
|
NET "uc_ssn" IOSTANDARD = LVCMOS33;
|
245 |
|
|
NET "wp_flashn" IOSTANDARD = LVCMOS33;
|
246 |
|
|
|
247 |
|
|
# Definition slew rate pour améliorer les performances de l'interface PMP
|
248 |
|
|
NET "pmd[0]" SLEW = FAST;
|
249 |
|
|
NET "pmd[1]" SLEW = FAST;
|
250 |
|
|
NET "pmd[2]" SLEW = FAST;
|
251 |
|
|
NET "pmd[3]" SLEW = FAST;
|
252 |
|
|
NET "pmd[4]" SLEW = FAST;
|
253 |
|
|
NET "pmd[5]" SLEW = FAST;
|
254 |
|
|
NET "pmd[6]" SLEW = FAST;
|
255 |
|
|
NET "pmd[7]" SLEW = FAST;
|