OpenCores
URL https://opencores.org/ocsvn/saturn/saturn/trunk

Subversion Repositories saturn

[/] [saturn/] [trunk/] [FPGA Concentrateur SIL4/] [fpga_cosil4/] [top_fpgacosil4.ucf] - Blame information for rev 11

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 DavidRAMBA
#=============================================================================
2
#  TITRE : TOP_FPGACOSIL2
3
#  DESCRIPTION :
4
#        Fichier de contrainte du FPGA Concentrateur SIL2
5
#  FICHIER :        top_fpgacosil2.ucf
6
#=============================================================================
7
#  CREATION
8
#  DATE       AUTEUR    PROJET  REVISION
9
#  10/04/2014   DRA        SATURN       V1.0
10
#=============================================================================
11
#  HISTORIQUE  DES  MODIFICATIONS :
12
#  DATE       AUTEUR    PROJET  REVISION
13
#=============================================================================
14
#-----------------------------
15
# definition des timings
16
#-----------------------------
17
NET "clk_24" TNM_NET = "clk_24";
18
TIMESPEC TS_clk_24 = PERIOD "clk_24" 35 ns HIGH 50 %;
19
NET "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out[0]" TNM_NET = "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out<0>";
20
TIMESPEC TS_inst_pcieif_s6_pcie_v1_4_i_gt_refclk_out_0_ = PERIOD "inst_pcieif/s6_pcie_v1_4_i/gt_refclk_out<0>" 10 ns HIGH 50 %;
21
 
22
TIMEGRP "pmp_dat_uc1" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmwr_uc1" FALLING;
23
INST "pmd_uc1[0]" TNM = "pmp_dat_uc1";
24
INST "pmd_uc1[1]" TNM = "pmp_dat_uc1";
25
INST "pmd_uc1[2]" TNM = "pmp_dat_uc1";
26
INST "pmd_uc1[3]" TNM = "pmp_dat_uc1";
27
INST "pmd_uc1[4]" TNM = "pmp_dat_uc1";
28
INST "pmd_uc1[5]" TNM = "pmp_dat_uc1";
29
INST "pmd_uc1[6]" TNM = "pmp_dat_uc1";
30
INST "pmd_uc1[7]" TNM = "pmp_dat_uc1";
31
 
32
TIMEGRP "pmp_add_uc1" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmall_uc1" RISING;
33
INST "pmd_uc1[0]" TNM = "pmp_add_uc1";
34
INST "pmd_uc1[1]" TNM = "pmp_add_uc1";
35
INST "pmd_uc1[2]" TNM = "pmp_add_uc1";
36
INST "pmd_uc1[3]" TNM = "pmp_add_uc1";
37
INST "pmd_uc1[4]" TNM = "pmp_add_uc1";
38
INST "pmd_uc1[5]" TNM = "pmp_add_uc1";
39
INST "pmd_uc1[6]" TNM = "pmp_add_uc1";
40
 
41
TIMEGRP "pmp_dat_uc2" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmwr_uc2" FALLING;
42
INST "pmd_uc2[0]" TNM = "pmp_dat_uc2";
43
INST "pmd_uc2[1]" TNM = "pmp_dat_uc2";
44
INST "pmd_uc2[2]" TNM = "pmp_dat_uc2";
45
INST "pmd_uc2[3]" TNM = "pmp_dat_uc2";
46
INST "pmd_uc2[4]" TNM = "pmp_dat_uc2";
47
INST "pmd_uc2[5]" TNM = "pmp_dat_uc2";
48
INST "pmd_uc2[6]" TNM = "pmp_dat_uc2";
49
INST "pmd_uc2[7]" TNM = "pmp_dat_uc2";
50
 
51
TIMEGRP "pmp_add_uc2" OFFSET = IN 12.5 ns VALID 36 ns BEFORE "pmall_uc2" RISING;
52
INST "pmd_uc2[0]" TNM = "pmp_add_uc2";
53
INST "pmd_uc2[1]" TNM = "pmp_add_uc2";
54
INST "pmd_uc2[2]" TNM = "pmp_add_uc2";
55
INST "pmd_uc2[3]" TNM = "pmp_add_uc2";
56
INST "pmd_uc2[4]" TNM = "pmp_add_uc2";
57
INST "pmd_uc2[5]" TNM = "pmp_add_uc2";
58
INST "pmd_uc2[6]" TNM = "pmp_add_uc2";
59
 
60
#-----------------------------
61
# Valeurs d'inititalisation
62
#-----------------------------
63
# Commande des MOSFET des alims isolées. Forçage à '0' à la config car pas de reset sur ce process
64
INST "cde_high" INIT = 1'b0;
65
INST "cde_low" INIT = 1'b0;
66
 
67
#-----------------------------
68
# Definition du pinning
69
#-----------------------------
70
INST "inst_pcieif/s6_pcie_v1_4_i/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i" LOC = GTPA1_DUAL_X0Y0;
71
NET "cclk" LOC = R15;
72
NET "cdehigh_5vid" LOC = D17;
73
NET "cdehigh_5vls1" LOC = C17;
74
NET "cdehigh_5vls2" LOC = F14;
75
NET "cdehigh_5vlsm2" LOC = H12;
76
NET "cdehigh_5vcan" LOC = E16;
77
NET "cdelow_5vid" LOC = G14;
78
NET "cdelow_5vls1" LOC = F16;
79
NET "cdelow_5vls2" LOC = C18;
80
NET "cdelow_5vlsm2" LOC = D18;
81
NET "cdelow_5vcan" LOC = G13;
82
NET "clk_24" LOC = G11;
83
NET "cso_b" LOC = V3;
84
NET "din_miso" LOC = R13;
85
NET "interrupt" LOC = V13;
86
NET "led_confok" LOC = P12;
87
NET "led_fail" LOC = U13;
88
NET "led_run" LOC = P15;
89
NET "ls485_de1" LOC = E18;
90
NET "ls485_de2" LOC = F18;
91
NET "ls485_ren1" LOC = K12;
92
NET "ls485_ren2" LOC = H13;
93
NET "ls485_rx1" LOC = K13;
94
NET "ls485_rx2" LOC = H14;
95
NET "ls485_tx1" LOC = F17;
96
NET "ls485_tx2" LOC = H15;
97
NET "mosi" LOC = T13;
98
NET "pci_clk_p" LOC = B8;
99
NET "pci_clk_n" LOC = A8;
100
NET "pci_exp_rxn" LOC = C5;
101
NET "pci_exp_rxp" LOC = D5;
102
NET "pci_exp_txn" LOC = A4;
103
NET "pci_exp_txp" LOC = B4;
104
NET "pci_rstn" LOC = J13;
105
NET "pci_spare" LOC = K15;
106
NET "pci_waken" LOC = K14;
107
NET "pic_rx" LOC = P18;
108
NET "pic_sck" LOC = L15;
109
NET "pic_sdi" LOC = H17;
110
NET "pic_sdo" LOC = L16;
111
NET "pic_spare_uc1[0]" LOC = L18;
112
NET "pic_spare_uc1[1]" LOC = M16;
113
NET "pic_spare_uc1[2]" LOC = M18;
114
NET "pic_spare_uc1[3]" LOC = N17;
115
NET "pic_spare_uc2[2]" LOC = R3;
116
NET "pic_spare_uc2[3]" LOC = V5;
117
NET "pic_spare_uc2[4]" LOC = U5;
118
NET "pic_ssn" LOC = H18;
119
NET "pic_tx" LOC = P17;
120
NET "pmalh_uc1" LOC = V9;
121
NET "pmall_uc1" LOC = T9;
122
NET "pmd_uc1[0]" LOC = P8;
123
NET "pmd_uc1[1]" LOC = N7;
124
NET "pmd_uc1[2]" LOC = V7;
125
NET "pmd_uc1[3]" LOC = U7;
126
NET "pmd_uc1[4]" LOC = V8;
127
NET "pmd_uc1[5]" LOC = U8;
128
NET "pmd_uc1[6]" LOC = N8;
129
NET "pmd_uc1[7]" LOC = M8;
130
NET "pmrd_uc1" LOC = T6;
131
NET "pmwr_uc1" LOC = T8;
132
NET "pmalh_uc2" LOC = J1;
133
NET "pmall_uc2" LOC = K4;
134
NET "pmd_uc2[0]" LOC = L3;
135
NET "pmd_uc2[1]" LOC = L4;
136
NET "pmd_uc2[2]" LOC = K1;
137
NET "pmd_uc2[3]" LOC = K2;
138
NET "pmd_uc2[4]" LOC = L1;
139
NET "pmd_uc2[5]" LOC = L2;
140
NET "pmd_uc2[6]" LOC = M1;
141
NET "pmd_uc2[7]" LOC = M3;
142
NET "pmrd_uc2" LOC = J3;
143
NET "pmwr_uc2" LOC = H2;
144
NET "power_rstn" LOC = T18;
145
NET "prog_b" LOC = N5;
146
NET "rstfpga_uc1n" LOC = J18;
147
NET "rstfpga_uc2n" LOC = T3;
148
NET "rst_n" LOC = K18;
149
NET "tp[21]" LOC = B3;
150
NET "tp[23]" LOC = E6;
151
NET "tp[22]" LOC = A3;
152
NET "tp[24]" LOC = F7;
153
NET "tp[25]" LOC = G8;
154
NET "tp[27]" LOC = G9;
155
NET "tp[26]" LOC = E8;
156
NET "uc_pmacs1" LOC = E3;
157
NET "uc_pmacs2" LOC = H5;
158
NET "uc_pmalh" LOC = H4;
159
NET "uc_pmall" LOC = K5;
160
NET "uc_pmd[0]" LOC = F2;
161
NET "uc_pmd[1]" LOC = J6;
162
NET "uc_pmd[2]" LOC = J7;
163
NET "uc_pmd[3]" LOC = G1;
164
NET "uc_pmd[4]" LOC = G3;
165
NET "uc_pmd[5]" LOC = K6;
166
NET "uc_pmd[6]" LOC = L7;
167
NET "uc_pmd[7]" LOC = H3;
168
NET "uc_pmrd" LOC = F1;
169
NET "uc_pmwr" LOC = L5;
170
NET "uc_sck" LOC = F4;
171
NET "uc_sdi" LOC = D1;
172
NET "uc_sdo" LOC = D2;
173
NET "uc_ssn" LOC = F3;
174
NET "wp_flashn" LOC = H1;
175
NET "cmd_fpga_pmp2" LOC = N16;
176
NET "rst_switchn" LOC = U18;
177
NET "ext_pull" LOC = T15;
178
 
179
#-----------------------------
180
# Definition des niveaux électriques
181
#-----------------------------
182
NET "cclk" IOSTANDARD = LVCMOS33;
183
NET "cdehigh_5vid" IOSTANDARD = LVCMOS33;
184
NET "cdehigh_5vls1" IOSTANDARD = LVCMOS33;
185
NET "cdehigh_5vls2" IOSTANDARD = LVCMOS33;
186
NET "cdehigh_5vlsm2" IOSTANDARD = LVCMOS33;
187
NET "cdehigh_5vcan" IOSTANDARD = LVCMOS33;
188
NET "cdelow_5vid" IOSTANDARD = LVCMOS33;
189
NET "cdelow_5vls1" IOSTANDARD = LVCMOS33;
190
NET "cdelow_5vls2" IOSTANDARD = LVCMOS33;
191
NET "cdelow_5vlsm2" IOSTANDARD = LVCMOS33;
192
NET "cdelow_5vcan" IOSTANDARD = LVCMOS33;
193
NET "clk_24" IOSTANDARD = LVCMOS33;
194
NET "cso_b" IOSTANDARD = LVCMOS33;
195
NET "din_miso" IOSTANDARD = LVCMOS33;
196
NET "interrupt" IOSTANDARD = LVCMOS33;
197
NET "led_confok" IOSTANDARD = LVCMOS33;
198
NET "led_fail" IOSTANDARD = LVCMOS33;
199
NET "led_run" IOSTANDARD = LVCMOS33;
200
NET "ls485_de1" IOSTANDARD = LVCMOS33;
201
NET "ls485_de2" IOSTANDARD = LVCMOS33;
202
NET "ls485_ren1" IOSTANDARD = LVCMOS33;
203
NET "ls485_ren2" IOSTANDARD = LVCMOS33;
204
NET "ls485_rx1" IOSTANDARD = LVCMOS33;
205
NET "ls485_rx2" IOSTANDARD = LVCMOS33;
206
NET "ls485_tx1" IOSTANDARD = LVCMOS33;
207
NET "ls485_tx2" IOSTANDARD = LVCMOS33;
208
NET "mosi" IOSTANDARD = LVCMOS33;
209
NET "pci_clk_p" IOSTANDARD = LVCMOS33;
210
NET "pci_exp_rxp" IOSTANDARD = LVCMOS33;
211
NET "pci_exp_txp" IOSTANDARD = LVCMOS33;
212
NET "pci_rstn" IOSTANDARD = LVCMOS33;
213
NET "pci_spare" IOSTANDARD = LVCMOS33;
214
NET "pci_waken" IOSTANDARD = LVCMOS33;
215
NET "pic_rx" IOSTANDARD = LVCMOS33;
216
NET "pic_sck" IOSTANDARD = LVCMOS33;
217
NET "pic_sdi" IOSTANDARD = LVCMOS33;
218
NET "pic_sdo" IOSTANDARD = LVCMOS33;
219
NET "pic_spare_uc1[0]" IOSTANDARD = LVCMOS33;
220
NET "pic_spare_uc1[1]" IOSTANDARD = LVCMOS33;
221
NET "pic_spare_uc1[2]" IOSTANDARD = LVCMOS33;
222
NET "pic_spare_uc1[3]" IOSTANDARD = LVCMOS33;
223
NET "pic_spare_uc2[2]" IOSTANDARD = LVCMOS33;
224
NET "pic_spare_uc2[3]" IOSTANDARD = LVCMOS33;
225
NET "pic_spare_uc2[4]" IOSTANDARD = LVCMOS33;
226
NET "pic_ssn" IOSTANDARD = LVCMOS33;
227
NET "pic_tx" IOSTANDARD = LVCMOS33;
228
NET "pmalh_uc1" IOSTANDARD = LVCMOS33;
229
NET "pmall_uc1" IOSTANDARD = LVCMOS33;
230
NET "pmd_uc1[0]" IOSTANDARD = LVCMOS33;
231
NET "pmd_uc1[1]" IOSTANDARD = LVCMOS33;
232
NET "pmd_uc1[2]" IOSTANDARD = LVCMOS33;
233
NET "pmd_uc1[3]" IOSTANDARD = LVCMOS33;
234
NET "pmd_uc1[4]" IOSTANDARD = LVCMOS33;
235
NET "pmd_uc1[5]" IOSTANDARD = LVCMOS33;
236
NET "pmd_uc1[6]" IOSTANDARD = LVCMOS33;
237
NET "pmd_uc1[7]" IOSTANDARD = LVCMOS33;
238
NET "pmrd_uc1" IOSTANDARD = LVCMOS33;
239
NET "pmwr_uc1" IOSTANDARD = LVCMOS33;
240
NET "pmalh_uc2" IOSTANDARD = LVCMOS33;
241
NET "pmall_uc2" IOSTANDARD = LVCMOS33;
242
NET "pmd_uc2[0]" IOSTANDARD = LVCMOS33;
243
NET "pmd_uc2[1]" IOSTANDARD = LVCMOS33;
244
NET "pmd_uc2[2]" IOSTANDARD = LVCMOS33;
245
NET "pmd_uc2[3]" IOSTANDARD = LVCMOS33;
246
NET "pmd_uc2[4]" IOSTANDARD = LVCMOS33;
247
NET "pmd_uc2[5]" IOSTANDARD = LVCMOS33;
248
NET "pmd_uc2[6]" IOSTANDARD = LVCMOS33;
249
NET "pmd_uc2[7]" IOSTANDARD = LVCMOS33;
250
NET "pmrd_uc2" IOSTANDARD = LVCMOS33;
251
NET "pmwr_uc2" IOSTANDARD = LVCMOS33;
252
NET "power_rstn" IOSTANDARD = LVCMOS33;
253
NET "prog_b" IOSTANDARD = LVCMOS33;
254
NET "rstfpga_uc1n" IOSTANDARD = LVCMOS33;
255
NET "rstfpga_uc2n" IOSTANDARD = LVCMOS33;
256
NET "rst_n" IOSTANDARD = LVCMOS33;
257
NET "tp[21]" IOSTANDARD = LVCMOS33;
258
NET "tp[22]" IOSTANDARD = LVCMOS33;
259
NET "tp[23]" IOSTANDARD = LVCMOS33;
260
NET "tp[24]" IOSTANDARD = LVCMOS33;
261
NET "tp[25]" IOSTANDARD = LVCMOS33;
262
NET "tp[26]" IOSTANDARD = LVCMOS33;
263
NET "tp[27]" IOSTANDARD = LVCMOS33;
264
NET "uc_pmacs1" IOSTANDARD = LVCMOS33;
265
NET "uc_pmacs2" IOSTANDARD = LVCMOS33;
266
NET "uc_pmalh" IOSTANDARD = LVCMOS33;
267
NET "uc_pmall" IOSTANDARD = LVCMOS33;
268
NET "uc_pmd[0]" IOSTANDARD = LVCMOS33;
269
NET "uc_pmd[1]" IOSTANDARD = LVCMOS33;
270
NET "uc_pmd[2]" IOSTANDARD = LVCMOS33;
271
NET "uc_pmd[3]" IOSTANDARD = LVCMOS33;
272
NET "uc_pmd[4]" IOSTANDARD = LVCMOS33;
273
NET "uc_pmd[5]" IOSTANDARD = LVCMOS33;
274
NET "uc_pmd[6]" IOSTANDARD = LVCMOS33;
275
NET "uc_pmd[7]" IOSTANDARD = LVCMOS33;
276
NET "uc_pmrd" IOSTANDARD = LVCMOS33;
277
NET "uc_pmwr" IOSTANDARD = LVCMOS33;
278
NET "uc_sck" IOSTANDARD = LVCMOS33;
279
NET "uc_sdi" IOSTANDARD = LVCMOS33;
280
NET "uc_sdo" IOSTANDARD = LVCMOS33;
281
NET "uc_ssn" IOSTANDARD = LVCMOS33;
282
NET "wp_flashn" IOSTANDARD = LVCMOS33;
283
NET "cmd_fpga_pmp2" IOSTANDARD = LVCMOS33;
284
NET "rst_switchn" IOSTANDARD = LVCMOS33;
285
NET "ext_pull" IOSTANDARD = LVCMOS33;
286
 
287
# Definition slew rate pour améliorer les performances de l'interface PMP
288
NET "pmd_uc1[0]" SLEW = FAST;
289
NET "pmd_uc1[1]" SLEW = FAST;
290
NET "pmd_uc1[2]" SLEW = FAST;
291
NET "pmd_uc1[3]" SLEW = FAST;
292
NET "pmd_uc1[4]" SLEW = FAST;
293
NET "pmd_uc1[5]" SLEW = FAST;
294
NET "pmd_uc1[6]" SLEW = FAST;
295
NET "pmd_uc1[7]" SLEW = FAST;
296
NET "pmd_uc2[0]" SLEW = FAST;
297
NET "pmd_uc2[1]" SLEW = FAST;
298
NET "pmd_uc2[2]" SLEW = FAST;
299
NET "pmd_uc2[3]" SLEW = FAST;
300
NET "pmd_uc2[4]" SLEW = FAST;
301
NET "pmd_uc2[5]" SLEW = FAST;
302
NET "pmd_uc2[6]" SLEW = FAST;
303
NET "pmd_uc2[7]" SLEW = FAST;
304
NET "cmd_fpga_pmp2" SLEW = FAST;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.