| 1 |
2 |
DavidRAMBA |
#=============================================================================
|
| 2 |
|
|
# TITRE : TOP_MIOSIL2
|
| 3 |
|
|
# DESCRIPTION :
|
| 4 |
|
|
# Fichier de contrainte du FPGA top_miosil2
|
| 5 |
|
|
# FICHIER : top_miosil2.ucf
|
| 6 |
|
|
#=============================================================================
|
| 7 |
|
|
# CREATION
|
| 8 |
|
|
# DATE AUTEUR PROJET REVISION
|
| 9 |
|
|
# 10/04/2014 DRA SATURN V1.0
|
| 10 |
|
|
#=============================================================================
|
| 11 |
|
|
# HISTORIQUE DES MODIFICATIONS :
|
| 12 |
|
|
# DATE AUTEUR PROJET REVISION
|
| 13 |
|
|
#=============================================================================
|
| 14 |
|
|
#-----------------------------
|
| 15 |
|
|
# definition des timings
|
| 16 |
|
|
#-----------------------------
|
| 17 |
|
|
#Clock à 24MHZ
|
| 18 |
|
|
NET "clk_24" TNM_NET = "clk_24";
|
| 19 |
|
|
TIMESPEC TS_clk_24 = PERIOD "clk_24" 35 ns HIGH 50 %;
|
| 20 |
|
|
#clock sclk1 à 25MHz
|
| 21 |
|
|
NET "pic_sclk1" TNM_NET = "pic_sclk1";
|
| 22 |
|
|
TIMESPEC TS_pic_sclk1 = PERIOD "pic_sclk1" 35 ns HIGH 50 %;
|
| 23 |
|
|
#clock sclk2 à 25MHz
|
| 24 |
|
|
NET "pic_sclk2" TNM_NET = "pic_sclk2";
|
| 25 |
|
|
TIMESPEC TS_pic_sclk2 = PERIOD "pic_sclk2" 35 ns HIGH 50 %;
|
| 26 |
|
|
# Cross clocking entre sclk et clk_96
|
| 27 |
|
|
NET "clk_96" TNM_NET = "clk_96";
|
| 28 |
|
|
TIMESPEC TS_cross_domain1 = FROM "pic_sclk1" TO "clk_96" 12 ns;
|
| 29 |
|
|
TIMESPEC TS_cross_domain2 = FROM "pic_sclk2" TO "clk_96" 12 ns;
|
| 30 |
|
|
# Setup et Hold pour l'interface SPI 1
|
| 31 |
|
|
TIMEGRP "spi_grp1" OFFSET = IN 15 ns VALID 15 ns BEFORE "pic_sclk1" RISING;
|
| 32 |
|
|
INST "pic_sdo1" TNM = "spi_grp1";
|
| 33 |
|
|
NET "pic_sdi1" OFFSET = OUT 10 ns AFTER "pic_sclk1" FALLING;
|
| 34 |
|
|
# Setup et Hold pour l'interface SPI 2
|
| 35 |
|
|
TIMEGRP "spi_grp2" OFFSET = IN 15 ns VALID 15 ns BEFORE "pic_sclk2" FALLING;
|
| 36 |
|
|
INST "pic_sdo2" TNM = "spi_grp2";
|
| 37 |
|
|
NET "pic_sdi2" OFFSET = OUT 10 ns AFTER "pic_sclk2" FALLING;
|
| 38 |
|
|
|
| 39 |
|
|
#-----------------------------
|
| 40 |
|
|
# Valeurs d'inititalisation
|
| 41 |
|
|
#-----------------------------
|
| 42 |
|
|
# Commande des MOSFET des alims isolées. Forçage à '0' à la config car pas de reset sur ce process
|
| 43 |
|
|
INST "cde_high" INIT = 1'b0;
|
| 44 |
|
|
INST "cde_low" INIT = 1'b0;
|
| 45 |
|
|
|
| 46 |
|
|
#-----------------------------
|
| 47 |
|
|
# Definition du pinning
|
| 48 |
|
|
#-----------------------------
|
| 49 |
|
|
NET "cclk" LOC = P70;
|
| 50 |
|
|
NET "cde_diag1" LOC = P102;
|
| 51 |
|
|
NET "cde_diag2" LOC = P101;
|
| 52 |
|
|
NET "cdehigh_5vid" LOC = P105;
|
| 53 |
|
|
NET "cdehigh_5vls1" LOC = P100;
|
| 54 |
|
|
NET "cdehigh_5vls2" LOC = P98;
|
| 55 |
|
|
NET "cdelow_5vid" LOC = P104;
|
| 56 |
|
|
NET "cdelow_5vls1" LOC = P99;
|
| 57 |
|
|
NET "cdelow_5vls2" LOC = P97;
|
| 58 |
|
|
NET "clk_24" LOC = P88;
|
| 59 |
|
|
NET "cso_b" LOC = P38;
|
| 60 |
|
|
NET "din_miso" LOC = P65;
|
| 61 |
|
|
NET "led_confok" LOC = P79;
|
| 62 |
|
|
NET "led_fail" LOC = P75;
|
| 63 |
|
|
NET "led_run" LOC = P78;
|
| 64 |
|
|
NET "ls485_de1" LOC = P142;
|
| 65 |
|
|
NET "ls485_de2" LOC = P134;
|
| 66 |
|
|
NET "ls485_ren1" LOC = P141;
|
| 67 |
|
|
NET "ls485_ren2" LOC = P133;
|
| 68 |
|
|
NET "ls485_rx1" LOC = P140;
|
| 69 |
|
|
NET "ls485_rx2" LOC = P132;
|
| 70 |
|
|
NET "ls485_tx1" LOC = P139;
|
| 71 |
|
|
NET "ls485_tx2" LOC = P131;
|
| 72 |
|
|
NET "mosi" LOC = P64;
|
| 73 |
|
|
NET "pic_rx1" LOC = P33;
|
| 74 |
|
|
NET "pic_rx2" LOC = P2;
|
| 75 |
|
|
NET "pic_sclk1" LOC = P14;
|
| 76 |
|
|
NET "pic_sclk2" LOC = P23;
|
| 77 |
|
|
NET "pic_sdi1" LOC = P10;
|
| 78 |
|
|
NET "pic_sdi2" LOC = P17;
|
| 79 |
|
|
NET "pic_sdo1" LOC = P12;
|
| 80 |
|
|
NET "pic_sdo2" LOC = P22;
|
| 81 |
|
|
NET "pic_spare[0]" LOC = P29;
|
| 82 |
|
|
NET "pic_spare[1]" LOC = P27;
|
| 83 |
|
|
NET "pic_spare[2]" LOC = P26;
|
| 84 |
|
|
NET "pic_spare[3]" LOC = P24;
|
| 85 |
|
|
NET "pic_ssn1" LOC = P11;
|
| 86 |
|
|
NET "pic_ssn2" LOC = P21;
|
| 87 |
|
|
NET "pic_tx1" LOC = P34;
|
| 88 |
|
|
NET "pic_tx2" LOC = P1;
|
| 89 |
|
|
NET "power_rstn" LOC = P50;
|
| 90 |
|
|
NET "prog_b" LOC = P40;
|
| 91 |
|
|
NET "rst_fpgan" LOC = P84;
|
| 92 |
|
|
NET "rst_n" LOC = P85;
|
| 93 |
|
|
NET "spare[0]" LOC = P119;
|
| 94 |
|
|
NET "spare[1]" LOC = P118;
|
| 95 |
|
|
NET "spare[2]" LOC = P117;
|
| 96 |
|
|
NET "spare[3]" LOC = P116;
|
| 97 |
|
|
NET "spare[4]" LOC = P115;
|
| 98 |
|
|
NET "spare[5]" LOC = P114;
|
| 99 |
|
|
NET "spare[6]" LOC = P112;
|
| 100 |
|
|
NET "spare[7]" LOC = P111;
|
| 101 |
|
|
NET "tp10" LOC = P126;
|
| 102 |
|
|
NET "tp11" LOC = P123;
|
| 103 |
|
|
NET "tp9" LOC = P82;
|
| 104 |
|
|
NET "wp_flashn" LOC = P80;
|
| 105 |
|
|
|
| 106 |
|
|
#-----------------------------
|
| 107 |
|
|
# Definition des niveaux électriques
|
| 108 |
|
|
#-----------------------------
|
| 109 |
|
|
NET "cclk" IOSTANDARD = LVCMOS33;
|
| 110 |
|
|
NET "cde_diag1" IOSTANDARD = LVCMOS33;
|
| 111 |
|
|
NET "cde_diag2" IOSTANDARD = LVCMOS33;
|
| 112 |
|
|
NET "cdehigh_5vid" IOSTANDARD = LVCMOS33;
|
| 113 |
|
|
NET "cdehigh_5vls1" IOSTANDARD = LVCMOS33;
|
| 114 |
|
|
NET "cdehigh_5vls2" IOSTANDARD = LVCMOS33;
|
| 115 |
|
|
NET "cdelow_5vid" IOSTANDARD = LVCMOS33;
|
| 116 |
|
|
NET "cdelow_5vls1" IOSTANDARD = LVCMOS33;
|
| 117 |
|
|
NET "cdelow_5vls2" IOSTANDARD = LVCMOS33;
|
| 118 |
|
|
NET "clk_24" IOSTANDARD = LVCMOS33;
|
| 119 |
|
|
NET "cso_b" IOSTANDARD = LVCMOS33;
|
| 120 |
|
|
NET "din_miso" IOSTANDARD = LVCMOS33;
|
| 121 |
|
|
NET "led_confok" IOSTANDARD = LVCMOS33;
|
| 122 |
|
|
NET "led_fail" IOSTANDARD = LVCMOS33;
|
| 123 |
|
|
NET "led_run" IOSTANDARD = LVCMOS33;
|
| 124 |
|
|
NET "ls485_de1" IOSTANDARD = LVCMOS33;
|
| 125 |
|
|
NET "ls485_de2" IOSTANDARD = LVCMOS33;
|
| 126 |
|
|
NET "ls485_ren1" IOSTANDARD = LVCMOS33;
|
| 127 |
|
|
NET "ls485_ren2" IOSTANDARD = LVCMOS33;
|
| 128 |
|
|
NET "ls485_rx1" IOSTANDARD = LVCMOS33;
|
| 129 |
|
|
NET "ls485_rx2" IOSTANDARD = LVCMOS33;
|
| 130 |
|
|
NET "ls485_tx1" IOSTANDARD = LVCMOS33;
|
| 131 |
|
|
NET "ls485_tx2" IOSTANDARD = LVCMOS33;
|
| 132 |
|
|
NET "mosi" IOSTANDARD = LVCMOS33;
|
| 133 |
|
|
NET "pic_rx1" IOSTANDARD = LVCMOS33;
|
| 134 |
|
|
NET "pic_sclk1" IOSTANDARD = LVCMOS33;
|
| 135 |
|
|
NET "pic_sdi1" IOSTANDARD = LVCMOS33;
|
| 136 |
|
|
NET "pic_sdo1" IOSTANDARD = LVCMOS33;
|
| 137 |
|
|
NET "pic_rx2" IOSTANDARD = LVCMOS33;
|
| 138 |
|
|
NET "pic_sclk2" IOSTANDARD = LVCMOS33;
|
| 139 |
|
|
NET "pic_sdi2" IOSTANDARD = LVCMOS33;
|
| 140 |
|
|
NET "pic_sdo2" IOSTANDARD = LVCMOS33;
|
| 141 |
|
|
NET "pic_spare[0]" IOSTANDARD = LVCMOS33;
|
| 142 |
|
|
NET "pic_spare[1]" IOSTANDARD = LVCMOS33;
|
| 143 |
|
|
NET "pic_spare[2]" IOSTANDARD = LVCMOS33;
|
| 144 |
|
|
NET "pic_spare[3]" IOSTANDARD = LVCMOS33;
|
| 145 |
|
|
NET "pic_ssn1" IOSTANDARD = LVCMOS33;
|
| 146 |
|
|
NET "pic_tx1" IOSTANDARD = LVCMOS33;
|
| 147 |
|
|
NET "pic_ssn2" IOSTANDARD = LVCMOS33;
|
| 148 |
|
|
NET "pic_tx2" IOSTANDARD = LVCMOS33;
|
| 149 |
|
|
NET "power_rstn" IOSTANDARD = LVCMOS33;
|
| 150 |
|
|
NET "prog_b" IOSTANDARD = LVCMOS33;
|
| 151 |
|
|
NET "rst_fpgan" IOSTANDARD = LVCMOS33;
|
| 152 |
|
|
NET "rst_n" IOSTANDARD = LVCMOS33;
|
| 153 |
|
|
NET "spare[0]" IOSTANDARD = LVCMOS33;
|
| 154 |
|
|
NET "spare[1]" IOSTANDARD = LVCMOS33;
|
| 155 |
|
|
NET "spare[2]" IOSTANDARD = LVCMOS33;
|
| 156 |
|
|
NET "spare[3]" IOSTANDARD = LVCMOS33;
|
| 157 |
|
|
NET "spare[4]" IOSTANDARD = LVCMOS33;
|
| 158 |
|
|
NET "spare[5]" IOSTANDARD = LVCMOS33;
|
| 159 |
|
|
NET "spare[6]" IOSTANDARD = LVCMOS33;
|
| 160 |
|
|
NET "spare[7]" IOSTANDARD = LVCMOS33;
|
| 161 |
|
|
NET "tp11" IOSTANDARD = LVCMOS33;
|
| 162 |
|
|
NET "tp10" IOSTANDARD = LVCMOS33;
|
| 163 |
|
|
NET "tp9" IOSTANDARD = LVCMOS33;
|
| 164 |
|
|
NET "wp_flashn" IOSTANDARD = LVCMOS33;
|
