OpenCores
URL https://opencores.org/ocsvn/scarm/scarm/trunk

Subversion Repositories scarm

[/] [scarm/] [trunk/] [src/] [Instructions/] [scARMMCR.h] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 zhong
///////////////////////////////////////////////////////////////////////////////
2
// This program is free software; you can redistribute it and/or
3
// modify it under the terms of the GNU General Public License
4
// as published by the Free Software Foundation; either version 2
5
// of the License, or (at your option) any later version.
6
//
7
// This program is distributed in the hope that it will be useful,
8
// but WITHOUT ANY WARRANTY; without even the implied warranty of
9
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
10
// GNU General Public License for more details.
11
//
12
// You should have received a copy of the GNU General Public License
13
// along with this program; if not, write to the Free Software
14
// Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
15
//////////////////////////////////////////////////////////////////////
16
 
17
///////////////////////////////////////////////////////////////////              
18
//          
19
//  Original Author: Allen Tao Zhong,
20
//  University of Electronic Science and Technology in China
21
//  email: zhong@opencores.org
22
//  info   This is a SystemC ARM model
23
// scARMMCR.h: interface for the scARMMCR class.
24
//
25
//////////////////////////////////////////////////////////////////////
26
 
27
#include "scTypes.h"
28
/* General register to status register transfer - two formats */
29
typedef struct MSR1TAG
30
{
31
  uint32_t imm   : 8;
32
  uint32_t rot   : 4;
33
  uint32_t pad4  : 4;
34
  uint32_t field : 4;
35
  uint32_t pad3  : 2;
36
  uint32_t which : 1;
37
  uint32_t pad2  : 2;
38
  uint32_t hash  : 1;
39
  uint32_t pad   : 2;
40
  uint32_t cond  : 4;
41
} MSR1;
42
 
43
typedef struct MSR2TAG
44
{
45
  uint32_t rm    : 4;
46
  uint32_t pad5  : 8;
47
  uint32_t pad4  : 4;
48
  uint32_t field : 4;
49
  uint32_t pad3  : 2;
50
  uint32_t which : 1;
51
  uint32_t pad2  : 2;
52
  uint32_t hash  : 1;
53
  uint32_t pad   : 2;
54
  uint32_t cond  : 4;
55
} MSR2;
56
#define MSR_MASK    0x0DB0F000
57
#define MSR_SIG     0x0120F000
58
 
59
class scARMMCR
60
{
61
public:
62
        scARMMCR();
63
        virtual ~scARMMCR();
64
 
65
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.