OpenCores
URL https://opencores.org/ocsvn/scarm/scarm/trunk

Subversion Repositories scarm

[/] [scarm/] [trunk/] [src/] [main.h] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 zhong
///////////////////////////////////////////////////////////////////////////////
2
// This program is free software; you can redistribute it and/or
3
// modify it under the terms of the GNU General Public License
4
// as published by the Free Software Foundation; either version 2
5
// of the License, or (at your option) any later version.
6
//
7
// This program is distributed in the hope that it will be useful,
8
// but WITHOUT ANY WARRANTY; without even the implied warranty of
9
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
10
// GNU General Public License for more details.
11
//
12
// You should have received a copy of the GNU General Public License
13
// along with this program; if not, write to the Free Software
14
// Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
15
//
16
//  main.h -- This is a simple ARM modeling using SystemC.
17
//               Architecure defined by Allen Tao Zhong.
18
//          
19
//  Original Author: Allen Tao Zhong,
20
//  University of Electronic Science and Technology in China
21
//  email: zhong@opencores.org
22
//  header n/a
23
//  info   This is a simple ARM modeling using SystemC.
24
//               Architecure defined by Allen Tao Zhong. 
25
//
26
///////////////////////////////////////////////////////////////////////////////
27
 
28
/*****************************************************************************
29
 
30
  MODIFICATION LOG - modifiers, enter your name, affiliation, date and
31
  changes you are making here.
32
 
33
      Name, Affiliation, Date:
34
  Description of Modification:
35
 
36
 *****************************************************************************/
37
 
38
#ifndef Main_H
39
#define Main_H
40
 
41
const int FAST_CYCLE=1;
42
const int SLOW_CYCLE=4;
43
 
44
const int MEMORY_SIZE=1024 * 1024 * 12;
45
const int DEFAULT_CACHESIZE=1024 * 8;
46
const int SWI_EXIT=0x00800000;
47
const int SWI_DUMP=0x0080000F;
48
const int SWI_ARGS=0x0080000E;
49
 
50
#endif
51
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.