OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile.do] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 3 jlechner
vlib work
2
vmap work work
3
 
4
vcom  -work work ../VHDL/altera_pll.vhd
5
 
6
vcom  -work work ../../../VHDL/common/scarts_amba_pkg.vhd
7
vcom  -work work ../../../VHDL/common/scarts_pkg.vhd
8
vcom  -work work ../../../VHDL/scarts_core/scarts_core_pkg.vhd
9
 
10
vcom  -work work ../../../VHDL/scarts_core/altera/boot_rom.vhd
11
vcom  -work work ../../../VHDL/scarts_core/brom.vhd
12
vcom  -work work ../../../VHDL/scarts_core/byteram.vhd
13
vcom  -work work ../../../VHDL/scarts_core/dram.vhd
14
vcom  -work work ../../../VHDL/scarts_core/iram.vhd
15
vcom  -work work ../../../VHDL/scarts_core/prog.vhd
16
vcom  -work work ../../../VHDL/scarts_core/regf.vhd
17
vcom  -work work ../../../VHDL/scarts_core/regfram.vhd
18
vcom  -work work ../../../VHDL/scarts_core/sysc.vhd
19
vcom  -work work ../../../VHDL/scarts_core/vectab.vhd
20
vcom  -work work ../../../VHDL/scarts_core/core.vhd
21
vcom  -work work ../../../VHDL/scarts_core/bpt.vhd
22
vcom  -work work ../../../VHDL/scarts_core/wpt.vhd
23
vcom  -work work ../../../VHDL/scarts_core/rs232.vhd
24
vcom  -work work ../../../VHDL/scarts_core/scarts.vhd
25
 
26
vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd
27
vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd
28
vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd
29
 
30
vcom  -work work ../VHDL/top_pkg.vhd
31
vcom  -work work ../VHDL/top.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.