URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile_all.do] - Blame information for rev 3

Details | Compare with Previous | View Log


vlib work
vmap work work
 
vlib altera
vmap altera work
 
vlib stratixii
vmap stratixii work
 
vlib altera_mf
vmap altera_mf work
 
set ALTERA_LIB_PATH /opt/altera/10.0/quartus/eda/sim_lib
 
vcom  -work altera_mf $ALTERA_LIB_PATH/altera_mf_components.vhd
vcom  -work altera_mf $ALTERA_LIB_PATH/altera_mf.vhd
 
vcom  -work stratixii $ALTERA_LIB_PATH/stratixii_atoms.vhd
vcom  -work stratixii $ALTERA_LIB_PATH/stratixii_components.vhd
 
do compile.do

Line No.	Rev	Author	Line
1	3	jlechner	`vlib work`
2			`vmap work work`
3
4			`vlib altera`
5			`vmap altera work`
6
7			`vlib stratixii`
8			`vmap stratixii work`
9
10			`vlib altera_mf`
11			`vmap altera_mf work`
12
13			`set ALTERA_LIB_PATH /opt/altera/10.0/quartus/eda/sim_lib`
14
15			`vcom -work altera_mf $ALTERA_LIB_PATH/altera_mf_components.vhd`
16			`vcom -work altera_mf $ALTERA_LIB_PATH/altera_mf.vhd`
17
18			`vcom -work stratixii $ALTERA_LIB_PATH/stratixii_atoms.vhd`
19			`vcom -work stratixii $ALTERA_LIB_PATH/stratixii_components.vhd`
20
21			`do compile.do`

Browse

Tools

Subversion Repositories scarts

[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile_all.do] - Blame information for rev 3