1 |
3 |
jlechner |
# Copyright (C) 1991-2007 Altera Corporation
|
2 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
3 |
|
|
# and other software and tools, and its AMPP partner logic
|
4 |
|
|
# functions, and any output files from any of the foregoing
|
5 |
|
|
# (including device programming or simulation files), and any
|
6 |
|
|
# associated documentation or information are expressly subject
|
7 |
|
|
# to the terms and conditions of the Altera Program License
|
8 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
9 |
|
|
# Agreement, or other applicable license agreement, including,
|
10 |
|
|
# without limitation, that your use is for the sole purpose of
|
11 |
|
|
# programming logic devices manufactured by Altera and sold by
|
12 |
|
|
# Altera or its authorized distributors. Please refer to the
|
13 |
|
|
# applicable agreement for further details.
|
14 |
|
|
|
15 |
|
|
|
16 |
|
|
# The default values for assignments are stored in the file
|
17 |
|
|
# top_assignment_defaults.qdf
|
18 |
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
19 |
|
|
# assignment_defaults.qdf
|
20 |
|
|
|
21 |
|
|
# Altera recommends that you do not modify this file. This
|
22 |
|
|
# file is updated automatically by the Quartus II software
|
23 |
|
|
# and any changes you make may be lost or overwritten.
|
24 |
|
|
|
25 |
|
|
|
26 |
|
|
set_global_assignment -name FAMILY "Cyclone IV E"
|
27 |
|
|
set_global_assignment -name DEVICE EP4CE115F29C7
|
28 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY top
|
29 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "7.2 SP3"
|
30 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:52:19 APRIL 04, 2008"
|
31 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "10.0 SP1"
|
32 |
|
|
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
|
33 |
|
|
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
|
34 |
|
|
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
|
35 |
|
|
set_global_assignment -name USER_LIBRARIES db
|
36 |
|
|
|
37 |
|
|
|
38 |
|
|
set_location_assignment PIN_G9 -to D_TxD
|
39 |
|
|
set_location_assignment PIN_G12 -to D_RxD
|
40 |
|
|
set_location_assignment PIN_Y2 -to db_clk
|
41 |
|
|
set_location_assignment PIN_M23 -to rst
|
42 |
|
|
#set_location_assignment PIN_D14 -to miso
|
43 |
|
|
#set_location_assignment PIN_A15 -to mosi
|
44 |
|
|
#set_location_assignment PIN_F14 -to sck
|
45 |
|
|
|
46 |
|
|
|
47 |
|
|
|
48 |
|
|
set_global_assignment -name SMART_RECOMPILE ON
|
49 |
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
50 |
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
51 |
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
52 |
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
53 |
|
|
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
|
54 |
|
|
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
|
55 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
56 |
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
57 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
58 |
|
|
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to rst
|
59 |
|
|
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS OFF
|
60 |
|
|
set_global_assignment -name MUX_RESTRUCTURE AUTO
|
61 |
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
62 |
|
|
set_global_assignment -name MISC_FILE top.dpf
|
63 |
|
|
set_location_assignment PIN_G18 -to digits[0].SegA
|
64 |
|
|
set_location_assignment PIN_F22 -to digits[0].SegB
|
65 |
|
|
set_location_assignment PIN_E17 -to digits[0].SegC
|
66 |
|
|
set_location_assignment PIN_L26 -to digits[0].SegD
|
67 |
|
|
set_location_assignment PIN_L25 -to digits[0].SegE
|
68 |
|
|
set_location_assignment PIN_J22 -to digits[0].SegF
|
69 |
|
|
set_location_assignment PIN_H22 -to digits[0].SegG
|
70 |
|
|
set_location_assignment PIN_M24 -to digits[1].SegA
|
71 |
|
|
set_location_assignment PIN_Y22 -to digits[1].SegB
|
72 |
|
|
set_location_assignment PIN_W21 -to digits[1].SegC
|
73 |
|
|
set_location_assignment PIN_W22 -to digits[1].SegD
|
74 |
|
|
set_location_assignment PIN_W25 -to digits[1].SegE
|
75 |
|
|
set_location_assignment PIN_U23 -to digits[1].SegF
|
76 |
|
|
set_location_assignment PIN_U24 -to digits[1].SegG
|
77 |
|
|
set_location_assignment PIN_AA25 -to digits[2].SegA
|
78 |
|
|
set_location_assignment PIN_AA26 -to digits[2].SegB
|
79 |
|
|
set_location_assignment PIN_Y25 -to digits[2].SegC
|
80 |
|
|
set_location_assignment PIN_W26 -to digits[2].SegD
|
81 |
|
|
set_location_assignment PIN_Y26 -to digits[2].SegE
|
82 |
|
|
set_location_assignment PIN_W27 -to digits[2].SegF
|
83 |
|
|
set_location_assignment PIN_W28 -to digits[2].SegG
|
84 |
|
|
set_location_assignment PIN_V21 -to digits[3].SegA
|
85 |
|
|
set_location_assignment PIN_U21 -to digits[3].SegB
|
86 |
|
|
set_location_assignment PIN_AB20 -to digits[3].SegC
|
87 |
|
|
set_location_assignment PIN_AA21 -to digits[3].SegD
|
88 |
|
|
set_location_assignment PIN_AD24 -to digits[3].SegE
|
89 |
|
|
set_location_assignment PIN_AF23 -to digits[3].SegF
|
90 |
|
|
set_location_assignment PIN_Y19 -to digits[3].SegG
|
91 |
|
|
set_location_assignment PIN_AB19 -to digits[4].SegA
|
92 |
|
|
set_location_assignment PIN_AA19 -to digits[4].SegB
|
93 |
|
|
set_location_assignment PIN_AG21 -to digits[4].SegC
|
94 |
|
|
set_location_assignment PIN_AH21 -to digits[4].SegD
|
95 |
|
|
set_location_assignment PIN_AE19 -to digits[4].SegE
|
96 |
|
|
set_location_assignment PIN_AF19 -to digits[4].SegF
|
97 |
|
|
set_location_assignment PIN_AE18 -to digits[4].SegG
|
98 |
|
|
set_location_assignment PIN_AD18 -to digits[5].SegA
|
99 |
|
|
set_location_assignment PIN_AC18 -to digits[5].SegB
|
100 |
|
|
set_location_assignment PIN_AB18 -to digits[5].SegC
|
101 |
|
|
set_location_assignment PIN_AH19 -to digits[5].SegD
|
102 |
|
|
set_location_assignment PIN_AG19 -to digits[5].SegE
|
103 |
|
|
set_location_assignment PIN_AF18 -to digits[5].SegF
|
104 |
|
|
set_location_assignment PIN_AH18 -to digits[5].SegG
|
105 |
|
|
set_location_assignment PIN_AA17 -to digits[6].SegA
|
106 |
|
|
set_location_assignment PIN_AB16 -to digits[6].SegB
|
107 |
|
|
set_location_assignment PIN_AA16 -to digits[6].SegC
|
108 |
|
|
set_location_assignment PIN_AB17 -to digits[6].SegD
|
109 |
|
|
set_location_assignment PIN_AB15 -to digits[6].SegE
|
110 |
|
|
set_location_assignment PIN_AA15 -to digits[6].SegF
|
111 |
|
|
set_location_assignment PIN_AC17 -to digits[6].SegG
|
112 |
|
|
set_location_assignment PIN_AD17 -to digits[7].SegA
|
113 |
|
|
set_location_assignment PIN_AE17 -to digits[7].SegB
|
114 |
|
|
set_location_assignment PIN_AG17 -to digits[7].SegC
|
115 |
|
|
set_location_assignment PIN_AH17 -to digits[7].SegD
|
116 |
|
|
set_location_assignment PIN_AF17 -to digits[7].SegE
|
117 |
|
|
set_location_assignment PIN_AG18 -to digits[7].SegF
|
118 |
|
|
set_location_assignment PIN_AA14 -to digits[7].SegG
|
119 |
|
|
set_global_assignment -name RAPID_RECOMPILE_MODE ON
|
120 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT "NEAR END"
|
121 |
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to digits[0].SegA
|
122 |
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to digits[0].SegB
|
123 |
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to digits[0].SegC
|
124 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/common/scarts_amba_pkg.vhd
|
125 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/common/scarts_pkg.vhd
|
126 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/scarts_core_pkg.vhd
|
127 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/altera/boot_rom.vhd
|
128 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/vectab.vhd
|
129 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/byteram.vhd
|
130 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/core.vhd
|
131 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/dram.vhd
|
132 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/iram.vhd
|
133 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/prog.vhd
|
134 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/regf.vhd
|
135 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/regfram.vhd
|
136 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/scarts.vhd
|
137 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/sysc.vhd
|
138 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/brom.vhd
|
139 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/rs232.vhd
|
140 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/bpt.vhd
|
141 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/scarts_core/wpt.vhd
|
142 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd
|
143 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd
|
144 |
|
|
set_global_assignment -name VHDL_FILE ../../../VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd
|
145 |
|
|
set_global_assignment -name VHDL_FILE ../VHDL/altera_pll.vhd
|
146 |
|
|
set_global_assignment -name VHDL_FILE ../VHDL/top_pkg.vhd
|
147 |
|
|
set_global_assignment -name VHDL_FILE ../VHDL/top.vhd
|
148 |
|
|
set_global_assignment -name SDC_FILE top.sdc
|
149 |
|
|
set_global_assignment -name QIP_FILE ../VHDL/altera_pll.qip
|
150 |
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|