OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-binutils/] [binutils-2.19.1/] [cgen/] [NEWS] - Blame information for rev 6

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 jlechner
 
2
Major features in release 1.1:
3
 
4
* New applications:
5
 
6
  * Doc file generator
7
 
8
    ISA documentation can be machine generated from the description file.
9
    The CGEN website uses this: http://sourceware.org/cgen/gen-doc/
10
 
11
  * GCC intrinsics generator
12
 
13
    The mep port of GCC generates intrinsics from the description file.
14
 
15
  * SID simulator cpu component generator
16
 
17
    CGEN can generate the cpu component of the SID simulator.
18
 
19
* New ports:
20
 
21
  * cris
22
  * Fujitsu FRV
23
  * Ubicom ip2k
24
  * iq2000
25
  * lm32
26
  * m32c
27
  * mep
28
  * mt
29
  * openrisc
30
  * sh/sh64
31
  * xc16x
32
  * xstormy16
33
 
34
  Support for the Ubicom IP2K processor contributed by Red Hat and Ubicom, Inc.
35
 
36
  Support for the Fujitsu FRV architecture added by Red Hat.
37
  Models for FR400 and FR500 included.
38
 
39
Major features in release 1.0:
40
 
41
This is the first release of CGEN. It includes the most important
42
applications, including the assembler, disassembler and simulator
43
generators. A handful of CPU descriptions are also included:
44
 
45
        * ARM7T
46
        * Intel i960 [incomplete]
47
        * Intel IA-32 and IA-64 [incomplete]
48
        * Fujitsu FR-30
49
        * Mitsubishi M32R/D
50
        * SPARC [incomplete]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.