1 |
6 |
jlechner |
/* d10v-opc.c -- D10V opcode list
|
2 |
|
|
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2007
|
3 |
|
|
Free Software Foundation, Inc.
|
4 |
|
|
Written by Martin Hunt, Cygnus Support
|
5 |
|
|
|
6 |
|
|
This file is part of the GNU opcodes library.
|
7 |
|
|
|
8 |
|
|
This library is free software; you can redistribute it and/or modify
|
9 |
|
|
it under the terms of the GNU General Public License as published by
|
10 |
|
|
the Free Software Foundation; either version 3, or (at your option)
|
11 |
|
|
any later version.
|
12 |
|
|
|
13 |
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
14 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
15 |
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
16 |
|
|
License for more details.
|
17 |
|
|
|
18 |
|
|
You should have received a copy of the GNU General Public License
|
19 |
|
|
along with this file; see the file COPYING. If not, write to the Free
|
20 |
|
|
Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
|
21 |
|
|
MA 02110-1301, USA. */
|
22 |
|
|
|
23 |
|
|
#include <stdio.h>
|
24 |
|
|
#include "sysdep.h"
|
25 |
|
|
#include "opcode/d10v.h"
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
/* The table is sorted. Suitable for searching by a binary search. */
|
29 |
|
|
const struct pd_reg d10v_predefined_registers[] =
|
30 |
|
|
{
|
31 |
|
|
{ "a0", NULL, OPERAND_ACC0+0 },
|
32 |
|
|
{ "a1", NULL, OPERAND_ACC1+1 },
|
33 |
|
|
{ "bpc", NULL, OPERAND_CONTROL+3 },
|
34 |
|
|
{ "bpsw", NULL, OPERAND_CONTROL+1 },
|
35 |
|
|
{ "c", NULL, OPERAND_CFLAG+3 },
|
36 |
|
|
{ "cr0", "psw", OPERAND_CONTROL },
|
37 |
|
|
{ "cr1", "bpsw", OPERAND_CONTROL+1 },
|
38 |
|
|
{ "cr10", "mod_s", OPERAND_CONTROL+10 },
|
39 |
|
|
{ "cr11", "mod_e", OPERAND_CONTROL+11 },
|
40 |
|
|
{ "cr12", NULL, OPERAND_CONTROL+12 },
|
41 |
|
|
{ "cr13", NULL, OPERAND_CONTROL+13 },
|
42 |
|
|
{ "cr14", "iba", OPERAND_CONTROL+14 },
|
43 |
|
|
{ "cr15", NULL, OPERAND_CONTROL+15 },
|
44 |
|
|
{ "cr2", "pc", OPERAND_CONTROL+2 },
|
45 |
|
|
{ "cr3", "bpc", OPERAND_CONTROL+3 },
|
46 |
|
|
{ "cr4", "dpsw", OPERAND_CONTROL+4 },
|
47 |
|
|
{ "cr5", "dpc", OPERAND_CONTROL+5 },
|
48 |
|
|
{ "cr6", NULL, OPERAND_CONTROL+6 },
|
49 |
|
|
{ "cr7", "rpt_c", OPERAND_CONTROL+7 },
|
50 |
|
|
{ "cr8", "rpt_s", OPERAND_CONTROL+8 },
|
51 |
|
|
{ "cr9", "rpt_e", OPERAND_CONTROL+9 },
|
52 |
|
|
{ "dpc", NULL, OPERAND_CONTROL+5 },
|
53 |
|
|
{ "dpsw", NULL, OPERAND_CONTROL+4 },
|
54 |
|
|
{ "f0", NULL, OPERAND_FFLAG+0 },
|
55 |
|
|
{ "f1", NULL, OPERAND_FFLAG+1 },
|
56 |
|
|
{ "iba", NULL, OPERAND_CONTROL+14 },
|
57 |
|
|
{ "link", "r13", OPERAND_GPR+13 },
|
58 |
|
|
{ "mod_e", NULL, OPERAND_CONTROL+11 },
|
59 |
|
|
{ "mod_s", NULL, OPERAND_CONTROL+10 },
|
60 |
|
|
{ "pc", NULL, OPERAND_CONTROL+2 },
|
61 |
|
|
{ "psw", NULL, OPERAND_CONTROL+0 },
|
62 |
|
|
{ "r0", NULL, OPERAND_GPR+0 },
|
63 |
|
|
{ "r0-r1", NULL, OPERAND_GPR+0},
|
64 |
|
|
{ "r1", NULL, OPERAND_GPR+1 },
|
65 |
|
|
{ "r1", NULL, OPERAND_GPR+1 },
|
66 |
|
|
{ "r10", NULL, OPERAND_GPR+10 },
|
67 |
|
|
{ "r10-r11", NULL, OPERAND_GPR+10 },
|
68 |
|
|
{ "r11", NULL, OPERAND_GPR+11 },
|
69 |
|
|
{ "r12", NULL, OPERAND_GPR+12 },
|
70 |
|
|
{ "r12-r13", NULL, OPERAND_GPR+12 },
|
71 |
|
|
{ "r13", NULL, OPERAND_GPR+13 },
|
72 |
|
|
{ "r14", NULL, OPERAND_GPR+14 },
|
73 |
|
|
{ "r14-r15", NULL, OPERAND_GPR+14 },
|
74 |
|
|
{ "r15", "sp", OPERAND_SP|(OPERAND_GPR+15) },
|
75 |
|
|
{ "r2", NULL, OPERAND_GPR+2 },
|
76 |
|
|
{ "r2-r3", NULL, OPERAND_GPR+2 },
|
77 |
|
|
{ "r3", NULL, OPERAND_GPR+3 },
|
78 |
|
|
{ "r4", NULL, OPERAND_GPR+4 },
|
79 |
|
|
{ "r4-r5", NULL, OPERAND_GPR+4 },
|
80 |
|
|
{ "r5", NULL, OPERAND_GPR+5 },
|
81 |
|
|
{ "r6", NULL, OPERAND_GPR+6 },
|
82 |
|
|
{ "r6-r7", NULL, OPERAND_GPR+6 },
|
83 |
|
|
{ "r7", NULL, OPERAND_GPR+7 },
|
84 |
|
|
{ "r8", NULL, OPERAND_GPR+8 },
|
85 |
|
|
{ "r8-r9", NULL, OPERAND_GPR+8 },
|
86 |
|
|
{ "r9", NULL, OPERAND_GPR+9 },
|
87 |
|
|
{ "rpt_c", NULL, OPERAND_CONTROL+7 },
|
88 |
|
|
{ "rpt_e", NULL, OPERAND_CONTROL+9 },
|
89 |
|
|
{ "rpt_s", NULL, OPERAND_CONTROL+8 },
|
90 |
|
|
{ "sp", NULL, OPERAND_SP|(OPERAND_GPR+15) },
|
91 |
|
|
};
|
92 |
|
|
|
93 |
|
|
int
|
94 |
|
|
d10v_reg_name_cnt()
|
95 |
|
|
{
|
96 |
|
|
return (sizeof(d10v_predefined_registers) / sizeof(struct pd_reg));
|
97 |
|
|
}
|
98 |
|
|
|
99 |
|
|
const struct d10v_operand d10v_operands[] =
|
100 |
|
|
{
|
101 |
|
|
#define UNUSED (0)
|
102 |
|
|
{ 0, 0, 0 },
|
103 |
|
|
#define RSRC (UNUSED + 1)
|
104 |
|
|
{ 4, 1, OPERAND_GPR|OPERAND_REG },
|
105 |
|
|
#define RSRC_SP (RSRC + 1)
|
106 |
|
|
{ 4, 1, OPERAND_SP|OPERAND_GPR|OPERAND_REG },
|
107 |
|
|
#define RSRC_NOSP (RSRC_SP + 1)
|
108 |
|
|
{ 4, 1, OPERAND_NOSP|OPERAND_GPR|OPERAND_REG },
|
109 |
|
|
#define RDST (RSRC_NOSP + 1)
|
110 |
|
|
{ 4, 5, OPERAND_DEST|OPERAND_GPR|OPERAND_REG },
|
111 |
|
|
#define ASRC (RDST + 1)
|
112 |
|
|
{ 1, 4, OPERAND_ACC0|OPERAND_ACC1|OPERAND_REG },
|
113 |
|
|
#define ASRC0ONLY (ASRC + 1)
|
114 |
|
|
{ 1, 4, OPERAND_ACC0|OPERAND_REG },
|
115 |
|
|
#define ADST (ASRC0ONLY + 1)
|
116 |
|
|
{ 1, 8, OPERAND_DEST|OPERAND_ACC0|OPERAND_ACC1|OPERAND_REG },
|
117 |
|
|
#define RSRCE (ADST + 1)
|
118 |
|
|
{ 4, 1, OPERAND_EVEN|OPERAND_GPR|OPERAND_REG },
|
119 |
|
|
#define RDSTE (RSRCE + 1)
|
120 |
|
|
{ 4, 5, OPERAND_EVEN|OPERAND_DEST|OPERAND_GPR|OPERAND_REG },
|
121 |
|
|
#define NUM16 (RDSTE + 1)
|
122 |
|
|
{ 16, 0, OPERAND_NUM|OPERAND_SIGNED },
|
123 |
|
|
#define NUM3 (NUM16 + 1) /* rac, rachi */
|
124 |
|
|
{ 3, 1, OPERAND_NUM|OPERAND_SIGNED|RESTRICTED_NUM3 },
|
125 |
|
|
#define NUM4 (NUM3 + 1)
|
126 |
|
|
{ 4, 1, OPERAND_NUM|OPERAND_SIGNED },
|
127 |
|
|
#define UNUM4 (NUM4 + 1)
|
128 |
|
|
{ 4, 1, OPERAND_NUM },
|
129 |
|
|
#define UNUM4S (UNUM4 + 1) /* addi, slli, srai, srli, subi */
|
130 |
|
|
{ 4, 1, OPERAND_NUM|OPERAND_SHIFT },
|
131 |
|
|
#define UNUM8 (UNUM4S + 1) /* repi */
|
132 |
|
|
{ 8, 16, OPERAND_NUM },
|
133 |
|
|
#define UNUM16 (UNUM8 + 1) /* cmpui */
|
134 |
|
|
{ 16, 0, OPERAND_NUM },
|
135 |
|
|
#define ANUM16 (UNUM16 + 1)
|
136 |
|
|
{ 16, 0, OPERAND_ADDR|OPERAND_SIGNED },
|
137 |
|
|
#define ANUM8 (ANUM16 + 1)
|
138 |
|
|
{ 8, 0, OPERAND_ADDR|OPERAND_SIGNED },
|
139 |
|
|
#define ASRC2 (ANUM8 + 1)
|
140 |
|
|
{ 1, 8, OPERAND_ACC0|OPERAND_ACC1|OPERAND_REG },
|
141 |
|
|
#define RSRC2 (ASRC2 + 1)
|
142 |
|
|
{ 4, 5, OPERAND_GPR|OPERAND_REG },
|
143 |
|
|
#define RSRC2E (RSRC2 + 1)
|
144 |
|
|
{ 4, 5, OPERAND_GPR|OPERAND_REG|OPERAND_EVEN },
|
145 |
|
|
#define ASRC0 (RSRC2E + 1)
|
146 |
|
|
{ 1, 0, OPERAND_ACC0|OPERAND_ACC1|OPERAND_REG },
|
147 |
|
|
#define ADST0 (ASRC0 + 1)
|
148 |
|
|
{ 1, 0, OPERAND_ACC0|OPERAND_ACC1|OPERAND_REG|OPERAND_DEST },
|
149 |
|
|
#define FFSRC (ADST0 + 1)
|
150 |
|
|
{ 2, 1, OPERAND_REG | OPERAND_FFLAG },
|
151 |
|
|
#define CFSRC (FFSRC + 1)
|
152 |
|
|
{ 2, 1, OPERAND_REG | OPERAND_CFLAG },
|
153 |
|
|
#define FDST (CFSRC + 1)
|
154 |
|
|
{ 1, 5, OPERAND_REG | OPERAND_FFLAG | OPERAND_DEST},
|
155 |
|
|
#define ATSIGN (FDST + 1)
|
156 |
|
|
{ 0, 0, OPERAND_ATSIGN},
|
157 |
|
|
#define ATPAR (ATSIGN + 1) /* "@(" */
|
158 |
|
|
{ 0, 0, OPERAND_ATPAR},
|
159 |
|
|
#define PLUS (ATPAR + 1) /* postincrement */
|
160 |
|
|
{ 0, 0, OPERAND_PLUS},
|
161 |
|
|
#define MINUS (PLUS + 1) /* postdecrement */
|
162 |
|
|
{ 0, 0, OPERAND_MINUS},
|
163 |
|
|
#define ATMINUS (MINUS + 1) /* predecrement */
|
164 |
|
|
{ 0, 0, OPERAND_ATMINUS},
|
165 |
|
|
#define CSRC (ATMINUS + 1) /* control register */
|
166 |
|
|
{ 4, 1, OPERAND_REG|OPERAND_CONTROL},
|
167 |
|
|
#define CDST (CSRC + 1) /* control register */
|
168 |
|
|
{ 4, 5, OPERAND_REG|OPERAND_CONTROL|OPERAND_DEST},
|
169 |
|
|
};
|
170 |
|
|
|
171 |
|
|
const struct d10v_opcode d10v_opcodes[] = {
|
172 |
|
|
{ "abs", SHORT_2, 1, EITHER, PAR|WF0, 0x4607, 0x7e1f, { RDST } },
|
173 |
|
|
{ "abs", SHORT_2, 1, IU, PAR|WF0, 0x5607, 0x7eff, { ADST } },
|
174 |
|
|
{ "add", SHORT_2, 1, EITHER, PAR|WCAR, 0x0200, 0x7e01, { RDST, RSRC } },
|
175 |
|
|
{ "add", SHORT_2, 1, IU, PAR, 0x1201, 0x7ee3, { ADST, RSRCE } },
|
176 |
|
|
{ "add", SHORT_2, 1, IU, PAR, 0x1203, 0x7eef, { ADST, ASRC } },
|
177 |
|
|
{ "add2w", SHORT_2, 2, IU, PAR|WCAR, 0x1200, 0x7e23, { RDSTE, RSRCE } },
|
178 |
|
|
{ "add3", LONG_L, 1, MU, SEQ|WCAR, 0x1000000, 0x3f000000, { RDST, RSRC, NUM16 } },
|
179 |
|
|
{ "addac3", LONG_R, 1, IU, SEQ, 0x17000200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
|
180 |
|
|
{ "addac3", LONG_R, 1, IU, SEQ, 0x17000202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
|
181 |
|
|
{ "addac3s", LONG_R, 1, IU, SEQ, 0x17001200, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
|
182 |
|
|
{ "addac3s", LONG_R, 1, IU, SEQ, 0x17001202, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
|
183 |
|
|
{ "addi", SHORT_2, 1, EITHER, PAR|WCAR, 0x201, 0x7e01, { RDST, UNUM4S } },
|
184 |
|
|
{ "and", SHORT_2, 1, EITHER, PAR, 0xc00, 0x7e01, { RDST, RSRC } },
|
185 |
|
|
{ "and3", LONG_L, 1, MU, SEQ, 0x6000000, 0x3f000000, { RDST, RSRC, NUM16 } },
|
186 |
|
|
{ "bclri", SHORT_2, 1, IU, PAR, 0xc01, 0x7e01, { RDST, UNUM4 } },
|
187 |
|
|
{ "bl", OPCODE_FAKE, 0, 0, 0, 0, 0, { 0, 8, 16, 0 } },
|
188 |
|
|
{ "bl.s", SHORT_B, 3, MU, ALONE|BRANCH_LINK|PAR, 0x4900, 0x7f00, { ANUM8 } },
|
189 |
|
|
{ "bl.l", LONG_B, 3, MU, BRANCH_LINK|SEQ, 0x24800000, 0x3fff0000, { ANUM16 } },
|
190 |
|
|
{ "bnoti", SHORT_2, 1, IU, PAR, 0xa01, 0x7e01, { RDST, UNUM4 } },
|
191 |
|
|
{ "bra", OPCODE_FAKE, 0, 0, 0, 0, 0, { 0, 8, 16, 0 } },
|
192 |
|
|
{ "bra.s", SHORT_B, 3, MU, ALONE|BRANCH|PAR, 0x4800, 0x7f00, { ANUM8 } },
|
193 |
|
|
{ "bra.l", LONG_B, 3, MU, BRANCH|SEQ, 0x24000000, 0x3fff0000, { ANUM16 } },
|
194 |
|
|
{ "brf0f", OPCODE_FAKE, 0, 0, 0, 0, 0, { 0, 8, 16, 0 } },
|
195 |
|
|
{ "brf0f.s", SHORT_B, 3, MU, BRANCH|PAR|RF0, 0x4a00, 0x7f00, { ANUM8 } },
|
196 |
|
|
{ "brf0f.l", LONG_B, 3, MU, SEQ, 0x25000000, 0x3fff0000, { ANUM16 } },
|
197 |
|
|
{ "brf0t", OPCODE_FAKE, 0, 0, 0, 0, 0, { 0, 8, 16, 0 } },
|
198 |
|
|
{ "brf0t.s", SHORT_B, 3, MU, BRANCH|PAR|RF0, 0x4b00, 0x7f00, { ANUM8 } },
|
199 |
|
|
{ "brf0t.l", LONG_B, 3, MU, SEQ, 0x25800000, 0x3fff0000, { ANUM16 } },
|
200 |
|
|
{ "bseti", SHORT_2, 1, IU, PAR, 0x801, 0x7e01, { RDST, UNUM4 } },
|
201 |
|
|
{ "btsti", SHORT_2, 1, IU, PAR|WF0, 0xe01, 0x7e01, { RSRC2, UNUM4 } },
|
202 |
|
|
{ "clrac", SHORT_2, 1, IU, PAR, 0x5601, 0x7eff, { ADST } },
|
203 |
|
|
{ "cmp", SHORT_2, 1, EITHER, PAR|WF0, 0x600, 0x7e01, { RSRC2, RSRC } },
|
204 |
|
|
{ "cmp", SHORT_2, 1, IU, PAR|WF0, 0x1603, 0x7eef, { ASRC2, ASRC } },
|
205 |
|
|
{ "cmpeq", SHORT_2, 1, EITHER, PAR|WF0, 0x400, 0x7e01, { RSRC2, RSRC } },
|
206 |
|
|
{ "cmpeq", SHORT_2, 1, IU, PAR|WF0, 0x1403, 0x7eef, { ASRC2, ASRC } },
|
207 |
|
|
{ "cmpeqi", OPCODE_FAKE, 0, 0, 0, 0, 0, { 1, 4, 16, 0 } },
|
208 |
|
|
{ "cmpeqi.s", SHORT_2, 1, EITHER, PAR|WF0, 0x401, 0x7e01, { RSRC2, NUM4 } },
|
209 |
|
|
{ "cmpeqi.l", LONG_L, 1, MU, SEQ, 0x2000000, 0x3f0f0000, { RSRC2, NUM16 } },
|
210 |
|
|
{ "cmpi", OPCODE_FAKE, 0, 0, 0, 0, 0, { 1, 4, 16, 0 } },
|
211 |
|
|
{ "cmpi.s", SHORT_2, 1, EITHER, PAR|WF0, 0x601, 0x7e01, { RSRC2, NUM4 } },
|
212 |
|
|
{ "cmpi.l", LONG_L, 1, MU, SEQ, 0x3000000, 0x3f0f0000, { RSRC2, NUM16 } },
|
213 |
|
|
{ "cmpu", SHORT_2, 1, EITHER, PAR|WF0, 0x4600, 0x7e01, { RSRC2, RSRC } },
|
214 |
|
|
{ "cmpui", LONG_L, 1, MU, SEQ, 0x23000000, 0x3f0f0000, { RSRC2, UNUM16 } },
|
215 |
|
|
{ "cpfg", SHORT_2, 1, MU, PAR, 0x4e0f, 0x7fdf, { FDST, CFSRC } },
|
216 |
|
|
{ "cpfg", SHORT_2, 1, MU, PAR, 0x4e09, 0x7fd9, { FDST, FFSRC } },
|
217 |
|
|
{ "dbt", SHORT_2, 5, MU, ALONE|PAR, 0x5f20, 0x7fff, { 0 } },
|
218 |
|
|
{ "divs", LONG_L, 1, BOTH, SEQ, 0x14002800, 0x3f10fe21, { RDSTE, RSRC } },
|
219 |
|
|
{ "exef0f", SHORT_2, 1, EITHER, PARONLY, 0x4e04, 0x7fff, { 0 } },
|
220 |
|
|
{ "exef0t", SHORT_2, 1, EITHER, PARONLY, 0x4e24, 0x7fff, { 0 } },
|
221 |
|
|
{ "exef1f", SHORT_2, 1, EITHER, PARONLY, 0x4e40, 0x7fff, { 0 } },
|
222 |
|
|
{ "exef1t", SHORT_2, 1, EITHER, PARONLY, 0x4e42, 0x7fff, { 0 } },
|
223 |
|
|
{ "exefaf", SHORT_2, 1, EITHER, PARONLY, 0x4e00, 0x7fff, { 0 } },
|
224 |
|
|
{ "exefat", SHORT_2, 1, EITHER, PARONLY, 0x4e02, 0x7fff, { 0 } },
|
225 |
|
|
{ "exetaf", SHORT_2, 1, EITHER, PARONLY, 0x4e20, 0x7fff, { 0 } },
|
226 |
|
|
{ "exetat", SHORT_2, 1, EITHER, PARONLY, 0x4e22, 0x7fff, { 0 } },
|
227 |
|
|
{ "exp", LONG_R, 1, IU, SEQ, 0x15002a00, 0x3ffffe03, { RDST, RSRCE } },
|
228 |
|
|
{ "exp", LONG_R, 1, IU, SEQ, 0x15002a02, 0x3ffffe0f, { RDST, ASRC } },
|
229 |
|
|
{ "jl", SHORT_2, 3, MU, ALONE|BRANCH_LINK|PAR, 0x4d00, 0x7fe1, { RSRC } },
|
230 |
|
|
{ "jmp", SHORT_2, 3, MU, ALONE|BRANCH|PAR, 0x4c00, 0x7fe1, { RSRC } },
|
231 |
|
|
{ "ld", LONG_L, 1, MU, SEQ, 0x30000000, 0x3f000000, { RDST, ATPAR, NUM16, RSRC } },
|
232 |
|
|
{ "ld", SHORT_2, 1, MU, PAR|RMEM, 0x6401, 0x7e01, { RDST, ATSIGN, RSRC, MINUS } },
|
233 |
|
|
{ "ld", SHORT_2, 1, MU, PAR|RMEM, 0x6001, 0x7e01, { RDST, ATSIGN, RSRC, PLUS } },
|
234 |
|
|
{ "ld", SHORT_2, 1, MU, PAR|RMEM, 0x6000, 0x7e01, { RDST, ATSIGN, RSRC } },
|
235 |
|
|
{ "ld", LONG_L, 1, MU, SEQ, 0x32010000, 0x3f0f0000, { RDST, ATSIGN, NUM16 } },
|
236 |
|
|
{ "ld2w", LONG_L, 1, MU, SEQ, 0x31000000, 0x3f100000, { RDSTE, ATPAR, NUM16, RSRC } },
|
237 |
|
|
{ "ld2w", SHORT_2, 1, MU, PAR|RMEM, 0x6601, 0x7e21, { RDSTE, ATSIGN, RSRC, MINUS } },
|
238 |
|
|
{ "ld2w", SHORT_2, 1, MU, PAR|RMEM, 0x6201, 0x7e21, { RDSTE, ATSIGN, RSRC, PLUS } },
|
239 |
|
|
{ "ld2w", SHORT_2, 1, MU, PAR|RMEM, 0x6200, 0x7e21, { RDSTE, ATSIGN, RSRC } },
|
240 |
|
|
{ "ld2w", LONG_L, 1, MU, SEQ, 0x33010000, 0x3f1f0000, { RDSTE, ATSIGN, NUM16 } },
|
241 |
|
|
{ "ldb", LONG_L, 1, MU, SEQ, 0x38000000, 0x3f000000, { RDST, ATPAR, NUM16, RSRC } },
|
242 |
|
|
{ "ldb", SHORT_2, 1, MU, PAR|RMEM, 0x7000, 0x7e01, { RDST, ATSIGN, RSRC } },
|
243 |
|
|
{ "ldi", OPCODE_FAKE, 0, 0, 0, 0, 0, { 1, 4, 16, 0 } },
|
244 |
|
|
{ "ldi.s", SHORT_2, 1, EITHER, PAR|RMEM, 0x4001, 0x7e01 , { RDST, NUM4 } },
|
245 |
|
|
{ "ldi.l", LONG_L, 1, MU, SEQ, 0x20000000, 0x3f0f0000, { RDST, NUM16 } },
|
246 |
|
|
{ "ldub", LONG_L, 1, MU, SEQ, 0x39000000, 0x3f000000, { RDST, ATPAR, NUM16, RSRC } },
|
247 |
|
|
{ "ldub", SHORT_2, 1, MU, PAR|RMEM, 0x7200, 0x7e01, { RDST, ATSIGN, RSRC } },
|
248 |
|
|
{ "mac", SHORT_2, 1, IU, PAR, 0x2a00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
249 |
|
|
{ "macsu", SHORT_2, 1, IU, PAR, 0x1a00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
250 |
|
|
{ "macu", SHORT_2, 1, IU, PAR, 0x3a00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
251 |
|
|
{ "max", SHORT_2, 1, IU, PAR|WF0, 0x2600, 0x7e01, { RDST, RSRC } },
|
252 |
|
|
{ "max", SHORT_2, 1, IU, PAR|WF0, 0x3600, 0x7ee3, { ADST, RSRCE } },
|
253 |
|
|
{ "max", SHORT_2, 1, IU, PAR|WF0, 0x3602, 0x7eef, { ADST, ASRC } },
|
254 |
|
|
{ "min", SHORT_2, 1, IU, PAR|WF0, 0x2601, 0x7e01 , { RDST, RSRC } },
|
255 |
|
|
{ "min", SHORT_2, 1, IU, PAR|WF0, 0x3601, 0x7ee3 , { ADST, RSRCE } },
|
256 |
|
|
{ "min", SHORT_2, 1, IU, PAR|WF0, 0x3603, 0x7eef, { ADST, ASRC } },
|
257 |
|
|
{ "msb", SHORT_2, 1, IU, PAR, 0x2800, 0x7e00, { ADST0, RSRC2, RSRC } },
|
258 |
|
|
{ "msbsu", SHORT_2, 1, IU, PAR, 0x1800, 0x7e00, { ADST0, RSRC2, RSRC } },
|
259 |
|
|
{ "msbu", SHORT_2, 1, IU, PAR, 0x3800, 0x7e00, { ADST0, RSRC2, RSRC } },
|
260 |
|
|
{ "mul", SHORT_2, 1, IU, PAR, 0x2e00, 0x7e01 , { RDST, RSRC } },
|
261 |
|
|
{ "mulx", SHORT_2, 1, IU, PAR, 0x2c00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
262 |
|
|
{ "mulxsu", SHORT_2, 1, IU, PAR, 0x1c00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
263 |
|
|
{ "mulxu", SHORT_2, 1, IU, PAR, 0x3c00, 0x7e00, { ADST0, RSRC2, RSRC } },
|
264 |
|
|
{ "mv", SHORT_2, 1, EITHER, PAR, 0x4000, 0x7e01, { RDST, RSRC } },
|
265 |
|
|
{ "mv2w", SHORT_2, 1, IU, PAR, 0x5000, 0x7e23, { RDSTE, RSRCE } },
|
266 |
|
|
{ "mv2wfac", SHORT_2, 1, IU, PAR, 0x3e00, 0x7e2f, { RDSTE, ASRC } },
|
267 |
|
|
{ "mv2wtac", SHORT_2, 1, IU, PAR, 0x3e01, 0x7ee3, { RSRCE, ADST } },
|
268 |
|
|
{ "mvac", SHORT_2, 1, IU, PAR, 0x3e03, 0x7eef, { ADST, ASRC } },
|
269 |
|
|
{ "mvb", SHORT_2, 1, IU, PAR, 0x5400, 0x7e01, { RDST, RSRC } },
|
270 |
|
|
{ "mvf0f", SHORT_2, 1, EITHER, PAR|RF0, 0x4400, 0x7e01, { RDST, RSRC } },
|
271 |
|
|
{ "mvf0t", SHORT_2, 1, EITHER, PAR|RF0, 0x4401, 0x7e01, { RDST, RSRC } },
|
272 |
|
|
{ "mvfacg", SHORT_2, 1, IU, PAR, 0x1e04, 0x7e0f, { RDST, ASRC } },
|
273 |
|
|
{ "mvfachi", SHORT_2, 1, IU, PAR, 0x1e00, 0x7e0f, { RDST, ASRC } },
|
274 |
|
|
{ "mvfaclo", SHORT_2, 1, IU, PAR, 0x1e02, 0x7e0f, { RDST, ASRC } },
|
275 |
|
|
{ "mvfc", SHORT_2, 1, MU, PAR, 0x5200, 0x7e01, { RDST, CSRC } },
|
276 |
|
|
{ "mvtacg", SHORT_2, 1, IU, PAR, 0x1e41, 0x7ee1, { RSRC, ADST } },
|
277 |
|
|
{ "mvtachi", SHORT_2, 1, IU, PAR, 0x1e01, 0x7ee1, { RSRC, ADST } },
|
278 |
|
|
{ "mvtaclo", SHORT_2, 1, IU, PAR, 0x1e21, 0x7ee1, { RSRC, ADST } },
|
279 |
|
|
{ "mvtc", SHORT_2, 1, MU, PAR, 0x5600, 0x7e01, { RSRC, CDST } },
|
280 |
|
|
{ "mvub", SHORT_2, 1, IU, PAR, 0x5401, 0x7e01, { RDST, RSRC } },
|
281 |
|
|
{ "neg", SHORT_2, 1, EITHER, PAR, 0x4605, 0x7e1f, { RDST } },
|
282 |
|
|
{ "neg", SHORT_2, 1, IU, PAR, 0x5605, 0x7eff, { ADST } },
|
283 |
|
|
{ "nop", SHORT_2, 1, EITHER, PAR, 0x5e00, 0x7fff, { 0 } },
|
284 |
|
|
{ "not", SHORT_2, 1, EITHER, PAR, 0x4603, 0x7e1f, { RDST } },
|
285 |
|
|
{ "or", SHORT_2, 1, EITHER, PAR, 0x800, 0x7e01, { RDST, RSRC } },
|
286 |
|
|
{ "or3", LONG_L, 1, MU, SEQ, 0x4000000, 0x3f000000, { RDST, RSRC, NUM16 } },
|
287 |
|
|
/* Special case. sac&sachi must occur before rac&rachi because they have
|
288 |
|
|
intersecting masks! The masks for rac&rachi will match sac&sachi but
|
289 |
|
|
not the other way around.
|
290 |
|
|
*/
|
291 |
|
|
{ "sac", SHORT_2, 1, IU, PAR|RF0|WF0, 0x5209, 0x7e2f, { RDSTE, ASRC } },
|
292 |
|
|
{ "sachi", SHORT_2, 1, IU, PAR|RF0|WF0, 0x4209, 0x7e0f, { RDST, ASRC } },
|
293 |
|
|
{ "rac", SHORT_2, 1, IU, PAR|WF0, 0x5201, 0x7e21, { RDSTE, ASRC0ONLY, NUM3 } },
|
294 |
|
|
{ "rachi", SHORT_2, 1, IU, PAR|WF0, 0x4201, 0x7e01, { RDST, ASRC, NUM3 } },
|
295 |
|
|
{ "rep", LONG_L, 2, MU, SEQ, 0x27000000, 0x3ff00000, { RSRC, ANUM16 } },
|
296 |
|
|
{ "repi", LONG_L, 2, MU, SEQ, 0x2f000000, 0x3f000000, { UNUM8, ANUM16 } },
|
297 |
|
|
{ "rtd", SHORT_2, 3, MU, ALONE|PAR, 0x5f60, 0x7fff, { 0 } },
|
298 |
|
|
{ "rte", SHORT_2, 3, MU, ALONE|PAR, 0x5f40, 0x7fff, { 0 } },
|
299 |
|
|
{ "sadd", SHORT_2, 1, IU, PAR, 0x1223, 0x7eef, { ADST, ASRC } },
|
300 |
|
|
{ "setf0f", SHORT_2, 1, MU, PAR|RF0, 0x4611, 0x7e1f, { RDST } },
|
301 |
|
|
{ "setf0t", SHORT_2, 1, MU, PAR|RF0, 0x4613, 0x7e1f, { RDST } },
|
302 |
|
|
{ "slae", SHORT_2, 1, IU, PAR, 0x3220, 0x7ee1, { ADST, RSRC } },
|
303 |
|
|
{ "sleep", SHORT_2, 1, MU, ALONE|PAR, 0x5fc0, 0x7fff, { 0 } },
|
304 |
|
|
{ "sll", SHORT_2, 1, IU, PAR, 0x2200, 0x7e01, { RDST, RSRC } },
|
305 |
|
|
{ "sll", SHORT_2, 1, IU, PAR, 0x3200, 0x7ee1, { ADST, RSRC } },
|
306 |
|
|
{ "slli", SHORT_2, 1, IU, PAR, 0x2201, 0x7e01, { RDST, UNUM4 } },
|
307 |
|
|
{ "slli", SHORT_2, 1, IU, PAR, 0x3201, 0x7ee1, { ADST, UNUM4S } },
|
308 |
|
|
{ "slx", SHORT_2, 1, IU, PAR|RF0, 0x460b, 0x7e1f, { RDST } },
|
309 |
|
|
{ "sra", SHORT_2, 1, IU, PAR, 0x2400, 0x7e01, { RDST, RSRC } },
|
310 |
|
|
{ "sra", SHORT_2, 1, IU, PAR, 0x3400, 0x7ee1, { ADST, RSRC } },
|
311 |
|
|
{ "srai", SHORT_2, 1, IU, PAR, 0x2401, 0x7e01, { RDST, UNUM4 } },
|
312 |
|
|
{ "srai", SHORT_2, 1, IU, PAR, 0x3401, 0x7ee1, { ADST, UNUM4S } },
|
313 |
|
|
{ "srl", SHORT_2, 1, IU, PAR, 0x2000, 0x7e01, { RDST, RSRC } },
|
314 |
|
|
{ "srl", SHORT_2, 1, IU, PAR, 0x3000, 0x7ee1, { ADST, RSRC } },
|
315 |
|
|
{ "srli", SHORT_2, 1, IU, PAR, 0x2001, 0x7e01, { RDST, UNUM4 } },
|
316 |
|
|
{ "srli", SHORT_2, 1, IU, PAR, 0x3001, 0x7ee1, { ADST, UNUM4S } },
|
317 |
|
|
{ "srx", SHORT_2, 1, IU, PAR|RF0, 0x4609, 0x7e1f, { RDST } },
|
318 |
|
|
{ "st", LONG_L, 1, MU, SEQ, 0x34000000, 0x3f000000, { RSRC2, ATPAR, NUM16, RSRC } },
|
319 |
|
|
{ "st", SHORT_2, 1, MU, PAR|WMEM, 0x6800, 0x7e01, { RSRC2, ATSIGN, RSRC } },
|
320 |
|
|
{ "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c1f, 0x7e1f, { RSRC2, ATMINUS, RSRC_SP } },
|
321 |
|
|
{ "st", SHORT_2, 1, MU, PAR|WMEM, 0x6801, 0x7e01, { RSRC2, ATSIGN, RSRC, PLUS } },
|
322 |
|
|
{ "st", SHORT_2, 1, MU, PAR|WMEM, 0x6c01, 0x7e01, { RSRC2, ATSIGN, RSRC_NOSP, MINUS } },
|
323 |
|
|
{ "st", LONG_L, 1, MU, SEQ, 0x36010000, 0x3f0f0000, { RSRC2, ATSIGN, NUM16 } },
|
324 |
|
|
{ "st2w", LONG_L, 1, MU, SEQ, 0x35000000, 0x3f100000, { RSRC2E, ATPAR, NUM16, RSRC } },
|
325 |
|
|
{ "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6a00, 0x7e21, { RSRC2E, ATSIGN, RSRC } },
|
326 |
|
|
{ "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e1f, 0x7e3f, { RSRC2E, ATMINUS, RSRC_SP } },
|
327 |
|
|
{ "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6a01, 0x7e21, { RSRC2E, ATSIGN, RSRC, PLUS } },
|
328 |
|
|
{ "st2w", SHORT_2, 1, MU, PAR|WMEM, 0x6e01, 0x7e21, { RSRC2E, ATSIGN, RSRC_NOSP, MINUS } },
|
329 |
|
|
{ "st2w", LONG_L, 1, MU, SEQ, 0x37010000, 0x3f1f0000, { RSRC2E, ATSIGN, NUM16 } },
|
330 |
|
|
{ "stb", LONG_L, 1, MU, SEQ, 0x3c000000, 0x3f000000, { RSRC2, ATPAR, NUM16, RSRC } },
|
331 |
|
|
{ "stb", SHORT_2, 1, MU, PAR|WMEM, 0x7800, 0x7e01, { RSRC2, ATSIGN, RSRC } },
|
332 |
|
|
{ "stop", SHORT_2, 1, MU, ALONE|PAR, 0x5fe0, 0x7fff, { 0 } },
|
333 |
|
|
{ "sub", SHORT_2, 1, EITHER, PAR|WCAR, 0x0, 0x7e01, { RDST, RSRC } },
|
334 |
|
|
{ "sub", SHORT_2, 1, IU, PAR, 0x1001, 0x7ee3, { ADST, RSRC } },
|
335 |
|
|
{ "sub", SHORT_2, 1, IU, PAR, 0x1003, 0x7eef, { ADST, ASRC } },
|
336 |
|
|
{ "sub2w", SHORT_2, 1, IU, PAR|WCAR, 0x1000, 0x7e23, { RDSTE, RSRCE } },
|
337 |
|
|
{ "subac3", LONG_R, 1, IU, SEQ, 0x17000000, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
|
338 |
|
|
{ "subac3", LONG_R, 1, IU, SEQ, 0x17000002, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
|
339 |
|
|
{ "subac3s", LONG_R, 1, IU, SEQ, 0x17001000, 0x3ffffe22, { RDSTE, RSRCE, ASRC0 } },
|
340 |
|
|
{ "subac3s", LONG_R, 1, IU, SEQ, 0x17001002, 0x3ffffe2e, { RDSTE, ASRC, ASRC0 } },
|
341 |
|
|
{ "subi", SHORT_2, 1, EITHER, PAR, 0x1, 0x7e01, { RDST, UNUM4S } },
|
342 |
|
|
{ "trap", SHORT_2, 5, MU, ALONE|BRANCH_LINK|PAR, 0x5f00, 0x7fe1, { UNUM4 } },
|
343 |
|
|
{ "tst0i", LONG_L, 1, MU, SEQ, 0x7000000, 0x3f0f0000, { RSRC2, NUM16 } },
|
344 |
|
|
{ "tst1i", LONG_L, 1, MU, SEQ, 0xf000000, 0x3f0f0000, { RSRC2, NUM16 } },
|
345 |
|
|
{ "wait", SHORT_2, 1, MU, ALONE|PAR, 0x5f80, 0x7fff, { 0 } },
|
346 |
|
|
{ "xor", SHORT_2, 1, EITHER, PAR, 0xa00, 0x7e01, { RDST, RSRC } },
|
347 |
|
|
{ "xor3", LONG_L, 1, MU, SEQ, 0x5000000, 0x3f000000, { RDST, RSRC, NUM16 } },
|
348 |
|
|
{ 0, 0, 0, 0, 0, 0, 0, { 0 } },
|
349 |
|
|
};
|
350 |
|
|
|
351 |
|
|
|