OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [config/] [arm/] [arm.opt] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
; Options for the ARM port of the compiler.
2
 
3
; Copyright (C) 2005 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 2, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING.  If not, write to the Free
19
; Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA
20
; 02110-1301, USA.
21
 
22
mabi=
23
Target RejectNegative Joined Var(target_abi_name)
24
Specify an ABI
25
 
26
mabort-on-noreturn
27
Target Report Mask(ABORT_NORETURN)
28
Generate a call to abort if a noreturn function returns
29
 
30
mapcs
31
Target RejectNegative Mask(APCS_FRAME) MaskExists Undocumented
32
 
33
mapcs-float
34
Target Report Mask(APCS_FLOAT)
35
Pass FP arguments in FP registers
36
 
37
mapcs-frame
38
Target Report Mask(APCS_FRAME)
39
Generate APCS conformant stack frames
40
 
41
mapcs-reentrant
42
Target Report Mask(APCS_REENT)
43
Generate re-entrant, PIC code
44
 
45
mapcs-stack-check
46
Target Report Mask(APCS_STACK) Undocumented
47
 
48
march=
49
Target RejectNegative Joined
50
Specify the name of the target architecture
51
 
52
marm
53
Target RejectNegative InverseMask(THUMB) Undocumented
54
 
55
mbig-endian
56
Target Report RejectNegative Mask(BIG_END)
57
Assume target CPU is configured as big endian
58
 
59
mcallee-super-interworking
60
Target Report Mask(CALLEE_INTERWORKING)
61
Thumb: Assume non-static functions may be called from ARM code
62
 
63
mcaller-super-interworking
64
Target Report Mask(CALLER_INTERWORKING)
65
Thumb: Assume function pointers may go to non-Thumb aware code
66
 
67
mcirrus-fix-invalid-insns
68
Target Report Mask(CIRRUS_FIX_INVALID_INSNS)
69
Cirrus: Place NOPs to avoid invalid instruction combinations
70
 
71
mcpu=
72
Target RejectNegative Joined
73
Specify the name of the target CPU
74
 
75
mfloat-abi=
76
Target RejectNegative Joined Var(target_float_abi_name)
77
Specify if floating point hardware should be used
78
 
79
mfp=
80
Target RejectNegative Joined Undocumented Var(target_fpe_name) VarExists
81
 
82
;; Now ignored.
83
mfpe
84
Target RejectNegative Mask(FPE) Undocumented
85
 
86
mfpe=
87
Target RejectNegative Joined Undocumented Var(target_fpe_name)
88
 
89
mfpu=
90
Target RejectNegative Joined Var(target_fpu_name)
91
Specify the name of the target floating point hardware/format
92
 
93
mhard-float
94
Target RejectNegative
95
Alias for -mfloat-abi=hard
96
 
97
mlittle-endian
98
Target Report RejectNegative InverseMask(BIG_END)
99
Assume target CPU is configured as little endian
100
 
101
mlong-calls
102
Target Report Mask(LONG_CALLS)
103
Generate call insns as indirect calls, if necessary
104
 
105
mpic-register=
106
Target RejectNegative Joined Var(arm_pic_register_string)
107
Specify the register to be used for PIC addressing
108
 
109
mpoke-function-name
110
Target Report Mask(POKE_FUNCTION_NAME)
111
Store function names in object code
112
 
113
msched-prolog
114
Target Report Mask(SCHED_PROLOG)
115
Permit scheduling of a function's prologue sequence
116
 
117
msingle-pic-base
118
Target Report Mask(SINGLE_PIC_BASE)
119
Do not load the PIC register in function prologues
120
 
121
msoft-float
122
Target RejectNegative
123
Alias for -mfloat-abi=soft
124
 
125
mstructure-size-boundary=
126
Target RejectNegative Joined Var(structure_size_string)
127
Specify the minimum bit alignment of structures
128
 
129
mthumb
130
Target Report Mask(THUMB)
131
Compile for the Thumb not the ARM
132
 
133
mthumb-interwork
134
Target Report Mask(INTERWORK)
135
Support calls between Thumb and ARM instruction sets
136
 
137
mtp=
138
Target RejectNegative Joined Var(target_thread_switch)
139
Specify how to access the thread pointer
140
 
141
mtpcs-frame
142
Target Report Mask(TPCS_FRAME)
143
Thumb: Generate (non-leaf) stack frames even if not needed
144
 
145
mtpcs-leaf-frame
146
Target Report Mask(TPCS_LEAF_FRAME)
147
Thumb: Generate (leaf) stack frames even if not needed
148
 
149
mtune=
150
Target RejectNegative Joined
151
Tune code for the given processor
152
 
153
mwords-little-endian
154
Target Report RejectNegative Mask(LITTLE_WORDS)
155
Assume big endian bytes, little endian words

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.