OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [config/] [arm/] [linux-gas.h] - Blame information for rev 20

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
/* Definitions of target machine for GNU compiler.
2
   ARM Linux-based GNU systems version.
3
   Copyright (C) 1997, 1998, 1999, 2000, 2001, 2004
4
   Free Software Foundation, Inc.
5
   Contributed by Russell King  <rmk92@ecs.soton.ac.uk>.
6
 
7
   This file is part of GCC.
8
 
9
   GCC is free software; you can redistribute it and/or modify it
10
   under the terms of the GNU General Public License as published
11
   by the Free Software Foundation; either version 2, or (at your
12
   option) any later version.
13
 
14
   GCC is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program; see the file COPYING.  If not, write to
21
   the Free Software Foundation, 51 Franklin Street, Fifth Floor,
22
   Boston, MA 02110-1301, USA.  */
23
 
24
/* This is how we tell the assembler that a symbol is weak.
25
   GAS always supports weak symbols.  */
26
 
27
/* Unsigned chars produces much better code than signed.  */
28
#define DEFAULT_SIGNED_CHAR 0
29
 
30
#undef  SUBTARGET_CPP_SPEC
31
#define SUBTARGET_CPP_SPEC  "%{posix:-D_POSIX_SOURCE}"
32
 
33
#undef  SIZE_TYPE
34
#define SIZE_TYPE "unsigned int"
35
 
36
#undef  PTRDIFF_TYPE
37
#define PTRDIFF_TYPE "int"
38
 
39
#undef  WCHAR_TYPE
40
#define WCHAR_TYPE "long int"
41
 
42
#undef  WCHAR_TYPE_SIZE
43
#define WCHAR_TYPE_SIZE BITS_PER_WORD
44
 
45
/* Clear the instruction cache from `beg' to `end'.  This makes an
46
   inline system call to SYS_cacheflush.  */
47
#define CLEAR_INSN_CACHE(BEG, END)                                      \
48
{                                                                       \
49
  register unsigned long _beg __asm ("a1") = (unsigned long) (BEG);     \
50
  register unsigned long _end __asm ("a2") = (unsigned long) (END);     \
51
  register unsigned long _flg __asm ("a3") = 0;                          \
52
  __asm __volatile ("swi 0x9f0002               @ sys_cacheflush"       \
53
                    : "=r" (_beg)                                       \
54
                    : "0" (_beg), "r" (_end), "r" (_flg));               \
55
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.