OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [config/] [m32c/] [m32c.opt] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
; Target Options for R8C/M16C/M32C
2
; Copyright (C) 2005
3
; Free Software Foundation, Inc.
4
; Contributed by Red Hat.
5
;
6
; This file is part of GCC.
7
;
8
; GCC is free software; you can redistribute it and/or modify it
9
; under the terms of the GNU General Public License as published
10
; by the Free Software Foundation; either version 2, or (at your
11
; option) any later version.
12
;
13
; GCC is distributed in the hope that it will be useful, but WITHOUT
14
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
; License for more details.
17
;
18
; You should have received a copy of the GNU General Public License
19
; along with GCC; see the file COPYING.  If not, write to the Free
20
; Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA
21
; 02110-1301, USA.
22
 
23
msim
24
Target
25
-msim   Use simulator runtime
26
 
27
mcpu=r8c
28
Target RejectNegative Var(target_cpu,'r') Init('r')
29
-mcpu=r8c       Compile code for R8C variants
30
 
31
mcpu=m16c
32
Target RejectNegative Var(target_cpu,'6')
33
-mcpu=m16c      Compile code for M16C variants
34
 
35
mcpu=m32cm
36
Target RejectNegative Var(target_cpu,'m')
37
-mcpu=m32cm     Compile code for M32CM variants
38
 
39
mcpu=m32c
40
Target RejectNegative Var(target_cpu,'3')
41
-mcpu=m32c      Compile code for M32C variants
42
 
43
memregs=
44
Target RejectNegative Joined Var(target_memregs_string)
45
-memregs=       Number of memreg bytes (default: 16, range: 0..16)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.