OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [config/] [rs6000/] [sysv4.opt] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
; SYSV4 options for PPC port.
2
;
3
; Copyright (C) 2005 Free Software Foundation, Inc.
4
; Contributed by Aldy Hernandez .
5
;
6
; This file is part of GCC.
7
;
8
; GCC is free software; you can redistribute it and/or modify it under
9
; the terms of the GNU General Public License as published by the Free
10
; Software Foundation; either version 2, or (at your option) any later
11
; version.
12
;
13
; GCC is distributed in the hope that it will be useful, but WITHOUT
14
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
; License for more details.
17
;
18
; You should have received a copy of the GNU General Public License
19
; along with GCC; see the file COPYING.  If not, write to the Free
20
; Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA
21
; 02110-1301, USA.
22
 
23
mcall-
24
Target RejectNegative Joined
25
Select ABI calling convention
26
 
27
msdata=
28
Target RejectNegative Joined
29
Select method for sdata handling
30
 
31
mtls-size=
32
Target RejectNegative Joined
33
Specify bit size of immediate TLS offsets
34
 
35
mbit-align
36
Target Report Mask(NO_BITFIELD_TYPE)
37
Align to the base type of the bit-field
38
 
39
mstrict-align
40
Target Report Mask(STRICT_ALIGN)
41
Align to the base type of the bit-field
42
Don't assume that unaligned accesses are handled by the system
43
 
44
mrelocatable
45
Target Report Mask(RELOCATABLE)
46
Produce code relocatable at runtime
47
 
48
mrelocatable-lib
49
Target
50
Produce code relocatable at runtime
51
 
52
mlittle-endian
53
Target Report RejectNegative Mask(LITTLE_ENDIAN)
54
Produce little endian code
55
 
56
mlittle
57
Target Report RejectNegative Mask(LITTLE_ENDIAN) MaskExists
58
Produce little endian code
59
 
60
mbig-endian
61
Target Report RejectNegative InverseMask(LITTLE_ENDIAN)
62
Produce big endian code
63
 
64
mbig
65
Target Report RejectNegative InverseMask(LITTLE_ENDIAN)
66
Produce big endian code
67
 
68
;; FIXME: This does nothing.  What should be done?
69
mno-toc
70
Target RejectNegative
71
no description yet
72
 
73
mtoc
74
Target RejectNegative
75
no description yet
76
 
77
mprototype
78
Target Mask(PROTOTYPE)
79
Assume all variable arg functions are prototyped
80
 
81
;; FIXME: Does nothing.
82
mno-traceback
83
Target RejectNegative
84
no description yet
85
 
86
meabi
87
Target Report Mask(EABI)
88
Use EABI
89
 
90
mbit-word
91
Target Report Mask(NO_BITFIELD_WORD)
92
Allow bit-fields to cross word boundaries
93
 
94
mregnames
95
Target Mask(REGNAMES)
96
Use alternate register names
97
 
98
;; FIXME: Does nothing.
99
msdata
100
Target
101
no description yet
102
 
103
msim
104
Target RejectNegative
105
Link with libsim.a, libc.a and sim-crt0.o
106
 
107
mads
108
Target RejectNegative
109
Link with libads.a, libc.a and crt0.o
110
 
111
myellowknife
112
Target RejectNegative
113
Link with libyk.a, libc.a and crt0.o
114
 
115
mmvme
116
Target RejectNegative
117
Link with libmvme.a, libc.a and crt0.o
118
 
119
memb
120
Target RejectNegative
121
Set the PPC_EMB bit in the ELF flags header
122
 
123
mwindiss
124
Target RejectNegative
125
Use the WindISS simulator
126
 
127
mshlib
128
Target RejectNegative
129
no description yet
130
 
131
m64
132
Target Report RejectNegative Mask(64BIT)
133
Generate 64-bit code
134
 
135
m32
136
Target Report RejectNegative InverseMask(64BIT)
137
Generate 32-bit code
138
 
139
mnewlib
140
Target RejectNegative
141
no description yet
142
 
143
msecure-plt
144
Target Report RejectNegative Var(secure_plt, 1)
145
Generate code to use a non-exec PLT and GOT
146
 
147
mbss-plt
148
Target Report RejectNegative Var(secure_plt, 0)
149
Generate code for old exec BSS PLT

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.