OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.00.expand] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
 
5
;; Generating RTL for tree basic block 0
6
 
7
;; Generating RTL for tree basic block 1
8
 
9
;; Generating RTL for tree basic block 2
10
 
11
 
12
;;
13
;; Full RTL generated for this function:
14
;;
15
(note 2 0 9 NOTE_INSN_DELETED)
16
 
17
;; Start of basic block 0, registers live: (nil)
18
(note 9 2 6 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
19
 
20
(insn 6 9 7 0 (set (reg:SI 25)
21
        (reg/f:SI 17 virtual-incoming-args)) -1 (nil)
22
    (nil))
23
 
24
(note 7 6 8 0 NOTE_INSN_FUNCTION_BEG)
25
 
26
(note 8 7 10 0 NOTE_INSN_DELETED)
27
;; End of basic block 0, registers live:
28
 (nil)
29
 
30
;; Start of basic block 1, registers live: (nil)
31
(code_label 10 8 11 1 2 "" [0 uses])
32
 
33
(note 11 10 12 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
34
;; End of basic block 1, registers live:
35
 (nil)
36
 
37
;; Start of basic block 2, registers live: (nil)
38
(code_label 12 11 13 2 3 "" [1 uses])
39
 
40
(note 13 12 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
41
 
42
(insn 15 13 16 2 (set (reg/v:SI 23 [ a ])
43
        (asm_operands:SI ("") ("=r") 0 []
44
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
45
    (nil))
46
 
47
(insn 16 15 18 2 (set (reg/v:QI 22 [ b ])
48
        (asm_operands:QI ("") ("=r") 0 []
49
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
50
    (nil))
51
 
52
(insn 18 16 19 2 (set (reg:SI 26)
53
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
54
            (const_int 24 [0x18]))) -1 (nil)
55
    (nil))
56
 
57
(insn 19 18 20 2 (set (reg:SI 26)
58
        (ashiftrt:SI (reg:SI 26)
59
            (const_int 24 [0x18]))) -1 (nil)
60
    (nil))
61
 
62
(insn 20 19 21 2 (set (reg:CC 16 cc)
63
        (compare:CC (reg:SI 26)
64
            (const_int 0 [0x0]))) -1 (nil)
65
    (nil))
66
 
67
(jump_insn 21 20 22 2 (set (pc)
68
        (if_then_else (eq (reg:CC 16 cc)
69
                (const_int 0 [0x0]))
70
            (label_ref 12)
71
            (pc))) -1 (nil)
72
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
73
        (nil)))
74
;; End of basic block 2, registers live:
75
 (nil)
76
 
77
;; Start of basic block 3, registers live: (nil)
78
(code_label 22 21 23 3 4 "" [0 uses])
79
 
80
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
81
 
82
(insn 24 23 25 3 (set (reg:SI 24 [  ])
83
        (reg/v:SI 23 [ a ])) -1 (nil)
84
    (nil))
85
 
86
(jump_insn 25 24 26 3 (set (pc)
87
        (label_ref 29)) -1 (nil)
88
    (nil))
89
;; End of basic block 3, registers live:
90
 (nil)
91
 
92
(barrier 26 25 27)
93
 
94
(note 27 26 37 NOTE_INSN_FUNCTION_END)
95
 
96
;; Start of basic block 4, registers live: (nil)
97
(note 37 27 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
98
 
99
(insn 31 37 32 4 (clobber (reg/i:SI 0 r0)) -1 (nil)
100
    (nil))
101
 
102
(insn 32 31 33 4 (clobber (reg:SI 24 [  ])) -1 (nil)
103
    (nil))
104
 
105
(jump_insn 33 32 34 4 (set (pc)
106
        (label_ref 35)) -1 (nil)
107
    (nil))
108
;; End of basic block 4, registers live:
109
 (nil)
110
 
111
(barrier 34 33 29)
112
 
113
;; Start of basic block 5, registers live: (nil)
114
(code_label 29 34 38 5 1 "" [1 uses])
115
 
116
(note 38 29 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
117
 
118
(insn 30 38 35 5 (set (reg/i:SI 0 r0)
119
        (reg:SI 24 [  ])) -1 (nil)
120
    (nil))
121
;; End of basic block 5, registers live:
122
 (nil)
123
 
124
;; Start of basic block 6, registers live: (nil)
125
(code_label 35 30 39 6 5 "" [1 uses])
126
 
127
(note 39 35 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
128
 
129
(insn 36 39 0 6 (use (reg/i:SI 0 r0)) -1 (nil)
130
    (nil))
131
;; End of basic block 6, registers live:
132
 (nil)
133
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.