OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.09.cse1] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
28 registers.
5
 
6
Register 22 used 1 times across 0 insns; set 1 time; user var; dies in 0 places; 1 bytes.
7
 
8
Register 23 used 1 times across 0 insns; set 1 time; user var; dies in 0 places.
9
 
10
Register 24 used 1 times across 0 insns; set 1 time; dies in 0 places.
11
 
12
Register 26 used 2 times across 0 insns; set 2 times; dies in 0 places.
13
 
14
2 basic blocks, 4 edges.
15
 
16
Basic block 1 prev -1, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
17
Predecessors:  ENTRY [100.0%]  (fallthru,exec) 1 [89.0%]  (dfs_back)
18
Successors:  2 [11.0%]  (fallthru,loop_exit) 1 [89.0%]  (dfs_back)
19
 
20
Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
21
Predecessors:  1 [11.0%]  (fallthru,loop_exit)
22
Successors:  EXIT [100.0%]  (fallthru)
23
 
24
;; Processing block from 13 to 0, 9 sets.
25
Deleted 1 trivially dead insns
26
 
27
 
28
try_optimize_cfg iteration 1
29
 
30
(note 2 0 7 NOTE_INSN_DELETED)
31
 
32
(note 7 2 41 0 NOTE_INSN_FUNCTION_BEG)
33
 
34
(note 41 7 12 0 NOTE_INSN_LOOP_BEG)
35
 
36
;; Start of basic block 0, registers live: (nil)
37
(code_label 12 41 13 0 3 "" [1 uses])
38
 
39
(note 13 12 15 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
40
 
41
(insn 15 13 16 0 (set (reg/v:SI 23 [ a ])
42
        (asm_operands:SI ("") ("=r") 0 []
43
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
44
    (nil))
45
 
46
(insn 16 15 18 0 (set (reg/v:QI 22 [ b ])
47
        (asm_operands:QI ("") ("=r") 0 []
48
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
49
    (nil))
50
 
51
(insn 18 16 19 0 (set (reg:SI 26)
52
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
53
            (const_int 24 [0x18]))) 32 {ashlsi3} (nil)
54
    (nil))
55
 
56
(insn 19 18 20 0 (set (reg:SI 26)
57
        (ashiftrt:SI (reg:SI 26)
58
            (const_int 24 [0x18]))) 31 {ashrsi3} (nil)
59
    (nil))
60
 
61
(insn 20 19 21 0 (set (reg:CC 16 cc)
62
        (compare:CC (reg:SI 26)
63
            (const_int 0 [0x0]))) 36 {cmpsi} (nil)
64
    (nil))
65
 
66
(jump_insn 21 20 42 0 (set (pc)
67
        (if_then_else (eq (reg:CC 16 cc)
68
                (const_int 0 [0x0]))
69
            (label_ref 12)
70
            (pc))) 38 {beq} (nil)
71
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
72
        (nil)))
73
;; End of basic block 0, registers live:
74
 (nil)
75
 
76
(note 42 21 23 0 NOTE_INSN_LOOP_END)
77
 
78
;; Start of basic block 1, registers live: (nil)
79
(note 23 42 27 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
80
 
81
(note 27 23 30 1 NOTE_INSN_FUNCTION_END)
82
 
83
(insn 30 27 36 1 (set (reg/i:SI 0 r0 [  ])
84
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
85
    (nil))
86
 
87
(insn 36 30 0 1 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
88
    (nil))
89
;; End of basic block 1, registers live:
90
 (nil)
91
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.