OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.10.gcse1] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
28 registers.
5
 
6
Register 22 used 1 times across 0 insns; set 1 time; user var; dies in 0 places; 1 bytes.
7
 
8
Register 23 used 1 times across 0 insns; set 1 time; user var; dies in 0 places.
9
 
10
Register 24 used 1 times across 0 insns; set 1 time; dies in 0 places.
11
 
12
Register 26 used 2 times across 0 insns; set 2 times; dies in 0 places.
13
 
14
2 basic blocks, 4 edges.
15
 
16
Basic block 0 prev -1, next 1, loop_depth 1, count 0, freq 10000, maybe hot.
17
Predecessors:  ENTRY [100.0%]  (fallthru,exec) 0 [89.0%]  (dfs_back)
18
Successors:  1 [11.0%]  (fallthru,loop_exit) 0 [89.0%]  (dfs_back)
19
 
20
Basic block 1 prev 0, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
21
Predecessors:  0 [11.0%]  (fallthru,loop_exit)
22
Successors:  EXIT [100.0%]  (fallthru)
23
 
24
GCSE pass 1
25
 
26
Found 0 implicit sets
27
SET hash table (11 buckets, 0 entries)
28
 
29
CPROP of foo, pass 1: 1152 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props
30
 
31
Expression hash table (11 buckets, 2 entries)
32
Index 0 (hash value 0)
33
  (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
34
    (const_int 24 [0x18]))
35
Index 1 (hash value 3)
36
  (ashiftrt:SI (reg:SI 26)
37
    (const_int 24 [0x18]))
38
 
39
 
40
PRE GCSE of foo, pass 1: 1652 bytes needed, 0 substs, 0 insns created
41
 
42
Found 0 implicit sets
43
SET hash table (11 buckets, 0 entries)
44
 
45
CPROP of foo, pass 2: 2812 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props
46
 
47
GCSE of foo: 2 basic blocks, 1 pass, 2196 bytes
48
 
49
;; Processing block from 13 to 0, 8 sets.
50
 
51
 
52
try_optimize_cfg iteration 1
53
 
54
(note 2 0 7 NOTE_INSN_DELETED)
55
 
56
(note 7 2 41 0 NOTE_INSN_FUNCTION_BEG)
57
 
58
(note 41 7 12 0 NOTE_INSN_LOOP_BEG)
59
 
60
;; Start of basic block 0, registers live: (nil)
61
(code_label 12 41 13 0 3 "" [1 uses])
62
 
63
(note 13 12 15 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
64
 
65
(insn 15 13 16 0 (set (reg/v:SI 23 [ a ])
66
        (asm_operands:SI ("") ("=r") 0 []
67
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
68
    (nil))
69
 
70
(insn 16 15 18 0 (set (reg/v:QI 22 [ b ])
71
        (asm_operands:QI ("") ("=r") 0 []
72
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
73
    (nil))
74
 
75
(insn 18 16 19 0 (set (reg:SI 26)
76
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
77
            (const_int 24 [0x18]))) 32 {ashlsi3} (nil)
78
    (nil))
79
 
80
(insn 19 18 20 0 (set (reg:SI 26)
81
        (ashiftrt:SI (reg:SI 26)
82
            (const_int 24 [0x18]))) 31 {ashrsi3} (nil)
83
    (nil))
84
 
85
(insn 20 19 21 0 (set (reg:CC 16 cc)
86
        (compare:CC (reg:SI 26)
87
            (const_int 0 [0x0]))) 36 {cmpsi} (nil)
88
    (nil))
89
 
90
(jump_insn 21 20 42 0 (set (pc)
91
        (if_then_else (eq (reg:CC 16 cc)
92
                (const_int 0 [0x0]))
93
            (label_ref 12)
94
            (pc))) 38 {beq} (nil)
95
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
96
        (nil)))
97
;; End of basic block 0, registers live:
98
 (nil)
99
 
100
(note 42 21 23 0 NOTE_INSN_LOOP_END)
101
 
102
;; Start of basic block 1, registers live: (nil)
103
(note 23 42 27 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
104
 
105
(note 27 23 30 1 NOTE_INSN_FUNCTION_END)
106
 
107
(insn 30 27 36 1 (set (reg/i:SI 0 r0 [  ])
108
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
109
    (nil))
110
 
111
(insn 36 30 0 1 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
112
    (nil))
113
;; End of basic block 1, registers live:
114
 (nil)
115
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.