OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.11.old-loop] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
 
5
Loop from 41 to 42: 6 real insns.
6
Insn 15: regno 23 (life 9), global savings 1  moved to 45
7
Insn 16: regno 22 (life 4), savings 4  moved to 46
8
Insn 18: regno 26 (life 3), consec 1, cond forces 16 savings 3  moved to 47 moved to 48
9
Insn 20: regno 16 (life 1), cond forces 18 savings 1  moved to 49
10
 
11
Loop from 41 to 42: 1 real insns.
12
(note 2 0 7 NOTE_INSN_DELETED)
13
 
14
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
15
 
16
;; Start of basic block 0, registers live: (nil)
17
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
18
 
19
(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
20
        (asm_operands:SI ("") ("=r") 0 []
21
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
22
    (nil))
23
 
24
(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
25
        (asm_operands:QI ("") ("=r") 0 []
26
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
27
    (nil))
28
 
29
(insn 47 46 48 0 (set (reg:SI 26)
30
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
31
            (const_int 24 [0x18]))) -1 (nil)
32
    (nil))
33
 
34
(insn 48 47 49 0 (set (reg:SI 26)
35
        (ashiftrt:SI (reg:SI 26)
36
            (const_int 24 [0x18]))) -1 (nil)
37
    (nil))
38
 
39
(insn 49 48 41 0 (set (reg:CC 16 cc)
40
        (compare:CC (reg:SI 26)
41
            (const_int 0 [0x0]))) -1 (nil)
42
    (nil))
43
;; End of basic block 0, registers live:
44
 (nil)
45
 
46
(note 41 49 12 NOTE_INSN_LOOP_BEG)
47
 
48
;; Start of basic block 1, registers live: (nil)
49
(code_label 12 41 13 1 3 "" [1 uses])
50
 
51
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
52
 
53
(jump_insn 21 13 42 1 (set (pc)
54
        (if_then_else (eq (reg:CC 16 cc)
55
                (const_int 0 [0x0]))
56
            (label_ref 12)
57
            (pc))) -1 (nil)
58
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
59
        (nil)))
60
;; End of basic block 1, registers live:
61
 (nil)
62
 
63
(note 42 21 27 NOTE_INSN_LOOP_END)
64
 
65
(note 27 42 23 NOTE_INSN_FUNCTION_END)
66
 
67
;; Start of basic block 2, registers live: (nil)
68
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
69
 
70
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
71
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
72
    (nil))
73
 
74
(insn 36 30 0 2 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
75
    (nil))
76
;; End of basic block 2, registers live:
77
 (nil)
78
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.