OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.12.bypass] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
 
5
 
6
try_optimize_cfg iteration 1
7
 
8
30 registers.
9
 
10
Register 22 used 1 times across 0 insns; set 1 time; user var; dies in 0 places; 1 bytes.
11
 
12
Register 23 used 1 times across 0 insns; set 1 time; user var; dies in 0 places.
13
 
14
Register 26 used 2 times across 0 insns; set 2 times; dies in 0 places.
15
 
16
3 basic blocks, 5 edges.
17
 
18
Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 0.
19
Predecessors:  ENTRY (fallthru)
20
Successors:  1 (fallthru)
21
 
22
Basic block 1 prev 0, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
23
Predecessors:  0 (fallthru) 1
24
Successors:  1 2 (fallthru)
25
 
26
Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
27
Predecessors:  1 (fallthru)
28
Successors:  EXIT (fallthru)
29
 
30
Found 0 implicit sets
31
SET hash table (11 buckets, 0 entries)
32
 
33
CPROP of foo, pass 3: 1224 bytes needed, 0 local const props, 0 local copy props, 0 global const props, 0 global copy props
34
 
35
BYPASS of foo: 3 basic blocks, 1224 bytes
36
 
37
(note 2 0 7 NOTE_INSN_DELETED)
38
 
39
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
40
 
41
;; Start of basic block 0, registers live: (nil)
42
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
43
 
44
(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
45
        (asm_operands:SI ("") ("=r") 0 []
46
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
47
    (nil))
48
 
49
(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
50
        (asm_operands:QI ("") ("=r") 0 []
51
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
52
    (nil))
53
 
54
(insn 47 46 48 0 (set (reg:SI 26)
55
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
56
            (const_int 24 [0x18]))) -1 (nil)
57
    (nil))
58
 
59
(insn 48 47 49 0 (set (reg:SI 26)
60
        (ashiftrt:SI (reg:SI 26)
61
            (const_int 24 [0x18]))) -1 (nil)
62
    (nil))
63
 
64
(insn 49 48 41 0 (set (reg:CC 16 cc)
65
        (compare:CC (reg:SI 26)
66
            (const_int 0 [0x0]))) -1 (nil)
67
    (nil))
68
;; End of basic block 0, registers live:
69
 (nil)
70
 
71
(note 41 49 12 NOTE_INSN_LOOP_BEG)
72
 
73
;; Start of basic block 1, registers live: (nil)
74
(code_label 12 41 13 1 3 "" [1 uses])
75
 
76
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
77
 
78
(jump_insn 21 13 42 1 (set (pc)
79
        (if_then_else (eq (reg:CC 16 cc)
80
                (const_int 0 [0x0]))
81
            (label_ref 12)
82
            (pc))) -1 (nil)
83
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
84
        (nil)))
85
;; End of basic block 1, registers live:
86
 (nil)
87
 
88
(note 42 21 27 NOTE_INSN_LOOP_END)
89
 
90
(note 27 42 23 NOTE_INSN_FUNCTION_END)
91
 
92
;; Start of basic block 2, registers live: (nil)
93
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
94
 
95
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
96
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
97
    (nil))
98
 
99
(insn 36 30 0 2 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
100
    (nil))
101
;; End of basic block 2, registers live:
102
 (nil)
103
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.