OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.15.ce1] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
30 registers.
5
 
6
Register 22 used 1 times across 0 insns; set 1 time; user var; dies in 0 places; 1 bytes.
7
 
8
Register 23 used 1 times across 0 insns; set 1 time; user var; dies in 0 places.
9
 
10
Register 26 used 2 times across 0 insns; set 2 times; dies in 0 places.
11
 
12
3 basic blocks, 5 edges.
13
 
14
Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1100, maybe hot.
15
Predecessors:  ENTRY [100.0%]  (fallthru)
16
Successors:  1 [100.0%]  (fallthru)
17
 
18
Basic block 1 prev 0, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
19
Predecessors:  0 [100.0%]  (fallthru) 1 [89.0%]  (dfs_back)
20
Successors:  1 [89.0%]  (dfs_back) 2 [11.0%]  (fallthru)
21
 
22
Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
23
Predecessors:  1 [11.0%]  (fallthru)
24
Successors:  EXIT [100.0%]  (fallthru)
25
 
26
 
27
 
28
try_optimize_cfg iteration 1
29
 
30
 
31
 
32
try_optimize_cfg iteration 1
33
 
34
(note 2 0 7 NOTE_INSN_DELETED)
35
 
36
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
37
 
38
;; Start of basic block 0, registers live: (nil)
39
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
40
 
41
(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
42
        (asm_operands:SI ("") ("=r") 0 []
43
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
44
    (nil))
45
 
46
(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
47
        (asm_operands:QI ("") ("=r") 0 []
48
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
49
    (nil))
50
 
51
(insn 47 46 48 0 (set (reg:SI 26)
52
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
53
            (const_int 24 [0x18]))) -1 (nil)
54
    (nil))
55
 
56
(insn 48 47 49 0 (set (reg:SI 26)
57
        (ashiftrt:SI (reg:SI 26)
58
            (const_int 24 [0x18]))) -1 (nil)
59
    (nil))
60
 
61
(insn 49 48 41 0 (set (reg:CC 16 cc)
62
        (compare:CC (reg:SI 26)
63
            (const_int 0 [0x0]))) -1 (nil)
64
    (nil))
65
;; End of basic block 0, registers live:
66
 (nil)
67
 
68
(note 41 49 12 NOTE_INSN_LOOP_BEG)
69
 
70
;; Start of basic block 1, registers live: (nil)
71
(code_label 12 41 13 1 3 "" [1 uses])
72
 
73
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
74
 
75
(jump_insn 21 13 42 1 (set (pc)
76
        (if_then_else (eq (reg:CC 16 cc)
77
                (const_int 0 [0x0]))
78
            (label_ref 12)
79
            (pc))) -1 (nil)
80
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
81
        (nil)))
82
;; End of basic block 1, registers live:
83
 (nil)
84
 
85
(note 42 21 27 NOTE_INSN_LOOP_END)
86
 
87
(note 27 42 23 NOTE_INSN_FUNCTION_END)
88
 
89
;; Start of basic block 2, registers live: (nil)
90
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
91
 
92
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
93
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
94
    (nil))
95
 
96
(insn 36 30 0 2 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
97
    (nil))
98
;; End of basic block 2, registers live:
99
 (nil)
100
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.