OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.18.loop2_init] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
30 registers.
5
 
6
Register 22 used 1 times across 0 insns; set 1 time; user var; dies in 0 places; 1 bytes.
7
 
8
Register 23 used 1 times across 0 insns; set 1 time; user var; dies in 0 places.
9
 
10
Register 26 used 2 times across 0 insns; set 2 times; dies in 0 places.
11
 
12
3 basic blocks, 5 edges.
13
 
14
Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1100, maybe hot.
15
Predecessors:  ENTRY [100.0%]  (fallthru)
16
Successors:  1 [100.0%]  (fallthru)
17
 
18
Basic block 1 prev 0, next 2, loop_depth 1, count 0, freq 10000, maybe hot.
19
Predecessors:  0 [100.0%]  (fallthru) 1 [89.0%]  (dfs_back)
20
Successors:  1 [89.0%]  (dfs_back) 2 [11.0%]  (fallthru,loop_exit)
21
 
22
Basic block 2 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
23
Predecessors:  1 [11.0%]  (fallthru,loop_exit)
24
Successors:  EXIT [100.0%]  (fallthru)
25
 
26
 
27
 
28
try_optimize_cfg iteration 1
29
 
30
Edge 1->1 redirected to 3
31
;; 2 loops found
32
;;
33
;; Loop 0:
34
;;  header -1, latch -2
35
;;  depth 0, level 2, outer -1
36
;;  nodes: -1 0 1 3 2 -2
37
;;
38
;; Loop 1:
39
;;  header 1, latch 3
40
;;  depth 1, level 1, outer 0
41
;;  nodes: 1 3
42
;; 0 succs { 1 }
43
;; 1 succs { 3 2 }
44
;; 3 succs { 1 }
45
;; 2 succs { -2 }
46
;; Start of basic block 0, registers live: (nil)
47
(note 50 0 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
48
 
49
(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
50
        (asm_operands:SI ("") ("=r") 0 []
51
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
52
    (nil))
53
 
54
(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
55
        (asm_operands:QI ("") ("=r") 0 []
56
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
57
    (nil))
58
 
59
(insn 47 46 48 0 (set (reg:SI 26)
60
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
61
            (const_int 24 [0x18]))) -1 (nil)
62
    (nil))
63
 
64
(insn 48 47 49 0 (set (reg:SI 26)
65
        (ashiftrt:SI (reg:SI 26)
66
            (const_int 24 [0x18]))) -1 (nil)
67
    (nil))
68
 
69
(insn 49 48 12 0 (set (reg:CC 16 cc)
70
        (compare:CC (reg:SI 26)
71
            (const_int 0 [0x0]))) -1 (nil)
72
    (nil))
73
;; End of basic block 0, registers live:
74
 (nil)
75
 
76
;; Start of basic block 1, registers live: (nil)
77
(code_label 12 49 13 1 3 "" [0 uses])
78
 
79
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
80
 
81
(jump_insn 21 13 52 1 (set (pc)
82
        (if_then_else (eq (reg:CC 16 cc)
83
                (const_int 0 [0x0]))
84
            (label_ref:SI 52)
85
            (pc))) 38 {beq} (nil)
86
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
87
        (nil)))
88
;; End of basic block 1, registers live:
89
 (nil)
90
 
91
;; Start of basic block 3, registers live: (nil)
92
(code_label 52 21 51 3 6 "" [1 uses])
93
 
94
(note 51 52 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
95
;; End of basic block 3, registers live:
96
 (nil)
97
 
98
;; Start of basic block 2, registers live: (nil)
99
(note 23 51 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
100
 
101
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
102
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
103
    (nil))
104
 
105
(insn 36 30 0 2 (use (reg/i:SI 0 r0 [  ])) -1 (nil)
106
    (nil))
107
;; End of basic block 2, registers live:
108
 (nil)
109
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.