OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.26.life1] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
30 registers.
5
 
6
Register 22 used 2 times across 2 insns in block 0; set 1 time; user var; 1 bytes.
7
 
8
Register 23 used 2 times across 7 insns; set 1 time; user var.
9
 
10
Register 26 used 4 times across 4 insns in block 0; set 2 times.
11
 
12
3 basic blocks, 5 edges.
13
 
14
Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1100, maybe hot.
15
Predecessors:  ENTRY [100.0%]  (fallthru)
16
Successors:  1 [100.0%]  (fallthru)
17
Registers live at start: 11 [r11] 12 [r12]
18
Registers live at end: 11 [r11] 12 [r12] 16 [cc] 23
19
 
20
Basic block 1 prev 0, next 3, loop_depth 1, count 0, freq 10000, maybe hot.
21
Predecessors:  0 [100.0%]  (fallthru) 1 [89.0%]  (dfs_back)
22
Successors:  1 [89.0%]  (dfs_back) 3 [11.0%]  (fallthru,loop_exit)
23
Registers live at start: 11 [r11] 12 [r12] 16 [cc] 23
24
Registers live at end: 11 [r11] 12 [r12] 16 [cc] 23
25
 
26
Basic block 3 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
27
Predecessors:  1 [11.0%]  (fallthru,loop_exit)
28
Successors:  EXIT [100.0%]  (fallthru)
29
Registers live at start: 11 [r11] 12 [r12] 23
30
Registers live at end: 0 [r0] 11 [r11] 12 [r12]
31
 
32
 
33
 
34
try_optimize_cfg iteration 1
35
 
36
(note 2 0 7 NOTE_INSN_DELETED)
37
 
38
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
39
 
40
;; Start of basic block 0, registers live: 11 [r11] 12 [r12]
41
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
42
 
43
(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
44
        (asm_operands:SI ("") ("=r") 0 []
45
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
46
    (nil))
47
 
48
(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
49
        (asm_operands:QI ("") ("=r") 0 []
50
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
51
    (nil))
52
 
53
(insn 47 46 48 0 (set (reg:SI 26)
54
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
55
            (const_int 24 [0x18]))) 32 {ashlsi3} (insn_list:REG_DEP_TRUE 46 (nil))
56
    (expr_list:REG_DEAD (reg/v:QI 22 [ b ])
57
        (nil)))
58
 
59
(insn 48 47 49 0 (set (reg:SI 26)
60
        (ashiftrt:SI (reg:SI 26)
61
            (const_int 24 [0x18]))) 31 {ashrsi3} (insn_list:REG_DEP_TRUE 47 (nil))
62
    (nil))
63
 
64
(insn 49 48 41 0 (set (reg:CC 16 cc)
65
        (compare:CC (reg:SI 26)
66
            (const_int 0 [0x0]))) 36 {cmpsi} (insn_list:REG_DEP_TRUE 48 (nil))
67
    (expr_list:REG_DEAD (reg:SI 26)
68
        (nil)))
69
;; End of basic block 0, registers live:
70
 11 [r11] 12 [r12] 16 [cc] 23
71
 
72
(note 41 49 12 NOTE_INSN_LOOP_BEG)
73
 
74
;; Start of basic block 1, registers live: 11 [r11] 12 [r12] 16 [cc] 23
75
(code_label 12 41 13 1 3 "" [1 uses])
76
 
77
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
78
 
79
(jump_insn 21 13 42 1 (set (pc)
80
        (if_then_else (eq (reg:CC 16 cc)
81
                (const_int 0 [0x0]))
82
            (label_ref:SI 12)
83
            (pc))) 38 {beq} (nil)
84
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
85
        (nil)))
86
;; End of basic block 1, registers live:
87
 11 [r11] 12 [r12] 16 [cc] 23
88
 
89
(note 42 21 27 NOTE_INSN_LOOP_END)
90
 
91
(note 27 42 23 NOTE_INSN_FUNCTION_END)
92
 
93
;; Start of basic block 2, registers live: 11 [r11] 12 [r12] 23
94
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
95
 
96
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
97
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
98
    (expr_list:REG_DEAD (reg/v:SI 23 [ a ])
99
        (nil)))
100
 
101
(insn 36 30 0 2 (use (reg/i:SI 0 r0 [  ])) -1 (insn_list:REG_DEP_TRUE 30 (nil))
102
    (nil))
103
;; End of basic block 2, registers live:
104
 
105
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.