OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.37.greg] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
;; 1 regs to allocate: 23
5
;; 22 conflicts: 22 23 0 12
6
;; 23 conflicts: 22 23 26 0 12 16
7
;; 26 conflicts: 23 26 0 12
8
 
9
Spilling for insn 47.
10
Using reg 2 for reload 0
11
Spilling for insn 48.
12
Using reg 2 for reload 0
13
Spilling for insn 47.
14
Using reg 2 for reload 0
15
Spilling for insn 48.
16
Using reg 2 for reload 0
17
 
18
Reloads for insn # 47
19
Reload 0: reload_in (SI) = (const_int 24 [0x18])
20
        GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
21
        reload_in_reg: (const_int 24 [0x18])
22
        reload_reg_rtx: (reg:SI 2 r2)
23
 
24
Reloads for insn # 48
25
Reload 0: reload_in (SI) = (const_int 24 [0x18])
26
        GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
27
        reload_in_reg: (const_int 24 [0x18])
28
        reload_reg_rtx: (reg:SI 2 r2)
29
;; Register dispositions:
30
22 in 0  23 in 1  26 in 0
31
 
32
;; Hard regs used:  0 1 2 16
33
 
34
(note 2 0 7 NOTE_INSN_DELETED)
35
 
36
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
37
 
38
;; Start of basic block 0, registers live: 12 [r12]
39
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
40
 
41
(insn 45 50 46 0 (set (reg/v:SI 1 r1 [orig:23 a ] [23])
42
        (asm_operands:SI ("") ("=r") 0 []
43
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
44
    (nil))
45
 
46
(insn 46 45 57 0 (set (reg/v:QI 0 r0 [orig:22 b ] [22])
47
        (asm_operands:QI ("") ("=r") 0 []
48
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
49
    (nil))
50
 
51
(insn 57 46 47 0 (set (reg:SI 2 r2)
52
        (const_int 24 [0x18])) 13 {*movsi} (nil)
53
    (nil))
54
 
55
(insn 47 57 48 0 (set (reg:SI 0 r0 [26])
56
        (ashift:SI (reg:SI 0 r0 [orig:22 b ] [22])
57
            (reg:SI 2 r2))) 32 {ashlsi3} (insn_list:REG_DEP_TRUE 46 (nil))
58
    (nil))
59
 
60
(insn 48 47 49 0 (set (reg:SI 0 r0 [26])
61
        (ashiftrt:SI (reg:SI 0 r0 [26])
62
            (reg:SI 2 r2))) 31 {ashrsi3} (insn_list:REG_DEP_TRUE 47 (nil))
63
    (nil))
64
 
65
(insn 49 48 41 0 (set (reg:CC 16 cc)
66
        (compare:CC (reg:SI 0 r0 [26])
67
            (const_int 0 [0x0]))) 36 {cmpsi} (insn_list:REG_DEP_TRUE 48 (nil))
68
    (nil))
69
;; End of basic block 0, registers live:
70
 11 [r11] 12 [r12] 16 [cc] 23
71
 
72
(note 41 49 12 NOTE_INSN_LOOP_BEG)
73
 
74
;; Start of basic block 1, registers live: 12 [r12] 16 [cc] 23
75
(code_label 12 41 13 1 3 "" [1 uses])
76
 
77
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
78
 
79
(jump_insn 21 13 42 1 (set (pc)
80
        (if_then_else (eq (reg:CC 16 cc)
81
                (const_int 0 [0x0]))
82
            (label_ref:SI 12)
83
            (pc))) 38 {beq} (nil)
84
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
85
        (nil)))
86
;; End of basic block 1, registers live:
87
 11 [r11] 12 [r12] 16 [cc] 23
88
 
89
(note 42 21 27 NOTE_INSN_LOOP_END)
90
 
91
(note 27 42 23 NOTE_INSN_FUNCTION_END)
92
 
93
;; Start of basic block 2, registers live: 12 [r12] 23
94
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
95
 
96
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
97
        (reg/v:SI 1 r1 [orig:23 a ] [23])) 13 {*movsi} (nil)
98
    (nil))
99
 
100
(insn 36 30 56 2 (use (reg/i:SI 0 r0 [  ])) -1 (insn_list:REG_DEP_TRUE 30 (nil))
101
    (nil))
102
;; End of basic block 2, registers live:
103
 
104
 
105
(note 56 36 0 NOTE_INSN_DELETED)
106
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.