OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.50.compgotos] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner
 
2
;; Function foo (foo)
3
 
4
 
5
 
6
try_optimize_cfg iteration 1
7
 
8
Reordered sequence:
9
 
10
 1 bb 1  [10000]
11
 2 bb 2  [1100]
12
(note 2 0 7 NOTE_INSN_DELETED)
13
 
14
(note 7 2 50 NOTE_INSN_FUNCTION_BEG)
15
 
16
;; Start of basic block 0, registers live: 12 [r12]
17
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)
18
 
19
(insn 45 50 46 0 (set (reg/v:SI 1 r1 [orig:23 a ] [23])
20
        (asm_operands:SI ("") ("=r") 0 []
21
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
22
    (nil))
23
 
24
(insn 46 45 57 0 (set (reg/v:QI 0 r0 [orig:22 b ] [22])
25
        (asm_operands:QI ("") ("=r") 0 []
26
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
27
    (nil))
28
 
29
(insn 57 46 47 0 (set (reg:SI 2 r2)
30
        (const_int 24 [0x18])) 13 {*movsi} (nil)
31
    (nil))
32
 
33
(insn 47 57 48 0 (set (reg:SI 0 r0 [26])
34
        (ashift:SI (reg:SI 0 r0 [orig:22 b ] [22])
35
            (reg:SI 2 r2))) 32 {ashlsi3} (insn_list:REG_DEP_TRUE 46 (nil))
36
    (nil))
37
 
38
(insn 48 47 49 0 (set (reg:SI 0 r0 [26])
39
        (ashiftrt:SI (reg:SI 0 r0 [26])
40
            (reg:SI 2 r2))) 31 {ashrsi3} (insn_list:REG_DEP_TRUE 47 (nil))
41
    (expr_list:REG_DEAD (reg:SI 2 r2)
42
        (nil)))
43
 
44
(insn 49 48 41 0 (set (reg:CC 16 cc)
45
        (compare:CC (reg:SI 0 r0 [26])
46
            (const_int 0 [0x0]))) 36 {cmpsi} (insn_list:REG_DEP_TRUE 48 (nil))
47
    (expr_list:REG_DEAD (reg:SI 0 r0 [26])
48
        (nil)))
49
;; End of basic block 0, registers live:
50
 1 [r1] 12 [r12] 16 [cc]
51
 
52
(note 41 49 12 NOTE_INSN_LOOP_BEG)
53
 
54
;; Start of basic block 1, registers live: 1 [r1] 12 [r12] 16 [cc]
55
(code_label 12 41 13 1 3 "" [1 uses])
56
 
57
(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)
58
 
59
(jump_insn 21 13 42 1 (set (pc)
60
        (if_then_else (eq (reg:CC 16 cc)
61
                (const_int 0 [0x0]))
62
            (label_ref:SI 12)
63
            (pc))) 38 {beq} (nil)
64
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
65
        (nil)))
66
;; End of basic block 1, registers live:
67
 1 [r1] 12 [r12] 16 [cc]
68
 
69
(note 42 21 27 NOTE_INSN_LOOP_END)
70
 
71
(note 27 42 23 NOTE_INSN_FUNCTION_END)
72
 
73
;; Start of basic block 2, registers live: 1 [r1] 12 [r12]
74
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
75
 
76
(insn 30 23 36 2 (set (reg/i:SI 0 r0 [  ])
77
        (reg/v:SI 1 r1 [orig:23 a ] [23])) 13 {*movsi} (nil)
78
    (expr_list:REG_DEAD (reg/v:SI 1 r1 [orig:23 a ] [23])
79
        (nil)))
80
 
81
(insn 36 30 56 2 (use (reg/i:SI 0 r0 [  ])) -1 (insn_list:REG_DEP_TRUE 30 (nil))
82
    (nil))
83
;; End of basic block 2, registers live:
84
 
85
 
86
(note 56 36 0 NOTE_INSN_DELETED)
87
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.