OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.target/] [sparc/] [align.c] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 jlechner 
/* { dg-do compile } */
2 
/* { dg-options "-mcpu=ultrasparc -mvis" } */
3 
 
4 
typedef long long int64_t;
5 
typedef int vec32 __attribute__((vector_size(8)));
6 
typedef short vec16 __attribute__((vector_size(8)));
7 
typedef char vec8 __attribute__((vector_size(8)));
8 
 
9 
vec16 foo1 (vec16 a, vec16 b) {
10 
  return __builtin_vis_faligndatav4hi (a, b);
11 
}
12 
 
13 
vec32 foo2 (vec32 a, vec32 b) {
14 
  return __builtin_vis_faligndatav2si (a, b);
15 
}
16 
 
17 
vec8 foo3 (vec8 a, vec8 b) {
18 
  return __builtin_vis_faligndatav8qi (a, b);
19 
}
20 
 
21 
int64_t foo4 (int64_t a, int64_t b) {
22 
  return __builtin_vis_faligndatadi (a, b);
23 
}
24 
 
25 
unsigned char * foo5 (unsigned char *data) {
26 
  return __builtin_vis_alignaddr (data, 0);
27 
}
28 
 
29 
/* { dg-final { scan-assembler-times "faligndata" 4 } } */
30 
/* { dg-final { scan-assembler "alignaddr.*%g0" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.