| 1 |
25 |
jlechner |
/* m68hc11.h -- Header file for Motorola 68HC11 & 68HC12 opcode table
|
| 2 |
|
|
Copyright 1999, 2000, 2002, 2003 Free Software Foundation, Inc.
|
| 3 |
|
|
Written by Stephane Carrez (stcarrez@nerim.fr)
|
| 4 |
|
|
|
| 5 |
|
|
This file is part of GDB, GAS, and the GNU binutils.
|
| 6 |
|
|
|
| 7 |
|
|
GDB, GAS, and the GNU binutils are free software; you can redistribute
|
| 8 |
|
|
them and/or modify them under the terms of the GNU General Public
|
| 9 |
|
|
License as published by the Free Software Foundation; either version
|
| 10 |
|
|
1, or (at your option) any later version.
|
| 11 |
|
|
|
| 12 |
|
|
GDB, GAS, and the GNU binutils are distributed in the hope that they
|
| 13 |
|
|
will be useful, but WITHOUT ANY WARRANTY; without even the implied
|
| 14 |
|
|
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
|
| 15 |
|
|
the GNU General Public License for more details.
|
| 16 |
|
|
|
| 17 |
|
|
You should have received a copy of the GNU General Public License
|
| 18 |
|
|
along with this file; see the file COPYING. If not, write to the Free
|
| 19 |
|
|
Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
|
| 20 |
|
|
|
| 21 |
|
|
#ifndef _OPCODE_M68HC11_H
|
| 22 |
|
|
#define _OPCODE_M68HC11_H
|
| 23 |
|
|
|
| 24 |
|
|
/* Flags for the definition of the 68HC11 & 68HC12 CCR. */
|
| 25 |
|
|
#define M6811_S_BIT 0x80 /* Stop disable */
|
| 26 |
|
|
#define M6811_X_BIT 0x40 /* X-interrupt mask */
|
| 27 |
|
|
#define M6811_H_BIT 0x20 /* Half carry flag */
|
| 28 |
|
|
#define M6811_I_BIT 0x10 /* I-interrupt mask */
|
| 29 |
|
|
#define M6811_N_BIT 0x08 /* Negative */
|
| 30 |
|
|
#define M6811_Z_BIT 0x04 /* Zero */
|
| 31 |
|
|
#define M6811_V_BIT 0x02 /* Overflow */
|
| 32 |
|
|
#define M6811_C_BIT 0x01 /* Carry */
|
| 33 |
|
|
|
| 34 |
|
|
/* 68HC11 register address offsets (range 0..0x3F or 0..64).
|
| 35 |
|
|
The absolute address of the I/O register depends on the setting
|
| 36 |
|
|
of the M6811_INIT register. At init time, the I/O registers are
|
| 37 |
|
|
mapped at 0x1000. Address of registers is then:
|
| 38 |
|
|
|
| 39 |
|
|
0x1000 + M6811_xxx
|
| 40 |
|
|
*/
|
| 41 |
|
|
#define M6811_PORTA 0x00 /* Port A register */
|
| 42 |
|
|
#define M6811__RES1 0x01 /* Unused/Reserved */
|
| 43 |
|
|
#define M6811_PIOC 0x02 /* Parallel I/O Control register */
|
| 44 |
|
|
#define M6811_PORTC 0x03 /* Port C register */
|
| 45 |
|
|
#define M6811_PORTB 0x04 /* Port B register */
|
| 46 |
|
|
#define M6811_PORTCL 0x05 /* Alternate latched port C */
|
| 47 |
|
|
#define M6811__RES6 0x06 /* Unused/Reserved */
|
| 48 |
|
|
#define M6811_DDRC 0x07 /* Data direction register for port C */
|
| 49 |
|
|
#define M6811_PORTD 0x08 /* Port D register */
|
| 50 |
|
|
#define M6811_DDRD 0x09 /* Data direction register for port D */
|
| 51 |
|
|
#define M6811_PORTE 0x0A /* Port E input register */
|
| 52 |
|
|
#define M6811_CFORC 0x0B /* Compare Force Register */
|
| 53 |
|
|
#define M6811_OC1M 0x0C /* OC1 Action Mask register */
|
| 54 |
|
|
#define M6811_OC1D 0x0D /* OC1 Action Data register */
|
| 55 |
|
|
#define M6811_TCTN 0x0E /* Timer Counter Register */
|
| 56 |
|
|
#define M6811_TCTN_H 0x0E /* " " " High part */
|
| 57 |
|
|
#define M6811_TCTN_L 0x0F /* " " " Low part */
|
| 58 |
|
|
#define M6811_TIC1 0x10 /* Input capture 1 register */
|
| 59 |
|
|
#define M6811_TIC1_H 0x10 /* " " " High part */
|
| 60 |
|
|
#define M6811_TIC1_L 0x11 /* " " " Low part */
|
| 61 |
|
|
#define M6811_TIC2 0x12 /* Input capture 2 register */
|
| 62 |
|
|
#define M6811_TIC2_H 0x12 /* " " " High part */
|
| 63 |
|
|
#define M6811_TIC2_L 0x13 /* " " " Low part */
|
| 64 |
|
|
#define M6811_TIC3 0x14 /* Input capture 3 register */
|
| 65 |
|
|
#define M6811_TIC3_H 0x14 /* " " " High part */
|
| 66 |
|
|
#define M6811_TIC3_L 0x15 /* " " " Low part */
|
| 67 |
|
|
#define M6811_TOC1 0x16 /* Output Compare 1 register */
|
| 68 |
|
|
#define M6811_TOC1_H 0x16 /* " " " High part */
|
| 69 |
|
|
#define M6811_TOC1_L 0x17 /* " " " Low part */
|
| 70 |
|
|
#define M6811_TOC2 0x18 /* Output Compare 2 register */
|
| 71 |
|
|
#define M6811_TOC2_H 0x18 /* " " " High part */
|
| 72 |
|
|
#define M6811_TOC2_L 0x19 /* " " " Low part */
|
| 73 |
|
|
#define M6811_TOC3 0x1A /* Output Compare 3 register */
|
| 74 |
|
|
#define M6811_TOC3_H 0x1A /* " " " High part */
|
| 75 |
|
|
#define M6811_TOC3_L 0x1B /* " " " Low part */
|
| 76 |
|
|
#define M6811_TOC4 0x1C /* Output Compare 4 register */
|
| 77 |
|
|
#define M6811_TOC4_H 0x1C /* " " " High part */
|
| 78 |
|
|
#define M6811_TOC4_L 0x1D /* " " " Low part */
|
| 79 |
|
|
#define M6811_TOC5 0x1E /* Output Compare 5 register */
|
| 80 |
|
|
#define M6811_TOC5_H 0x1E /* " " " High part */
|
| 81 |
|
|
#define M6811_TOC5_L 0x1F /* " " " Low part */
|
| 82 |
|
|
#define M6811_TCTL1 0x20 /* Timer Control register 1 */
|
| 83 |
|
|
#define M6811_TCTL2 0x21 /* Timer Control register 2 */
|
| 84 |
|
|
#define M6811_TMSK1 0x22 /* Timer Interrupt Mask Register 1 */
|
| 85 |
|
|
#define M6811_TFLG1 0x23 /* Timer Interrupt Flag Register 1 */
|
| 86 |
|
|
#define M6811_TMSK2 0x24 /* Timer Interrupt Mask Register 2 */
|
| 87 |
|
|
#define M6811_TFLG2 0x25 /* Timer Interrupt Flag Register 2 */
|
| 88 |
|
|
#define M6811_PACTL 0x26 /* Pulse Accumulator Control Register */
|
| 89 |
|
|
#define M6811_PACNT 0x27 /* Pulse Accumulator Count Register */
|
| 90 |
|
|
#define M6811_SPCR 0x28 /* SPI Control register */
|
| 91 |
|
|
#define M6811_SPSR 0x29 /* SPI Status register */
|
| 92 |
|
|
#define M6811_SPDR 0x2A /* SPI Data register */
|
| 93 |
|
|
#define M6811_BAUD 0x2B /* SCI Baud register */
|
| 94 |
|
|
#define M6811_SCCR1 0x2C /* SCI Control register 1 */
|
| 95 |
|
|
#define M6811_SCCR2 0x2D /* SCI Control register 2 */
|
| 96 |
|
|
#define M6811_SCSR 0x2E /* SCI Status register */
|
| 97 |
|
|
#define M6811_SCDR 0x2F /* SCI Data (Read => RDR, Write => TDR) */
|
| 98 |
|
|
#define M6811_ADCTL 0x30 /* A/D Control register */
|
| 99 |
|
|
#define M6811_ADR1 0x31 /* A/D, Analog Result register 1 */
|
| 100 |
|
|
#define M6811_ADR2 0x32 /* A/D, Analog Result register 2 */
|
| 101 |
|
|
#define M6811_ADR3 0x33 /* A/D, Analog Result register 3 */
|
| 102 |
|
|
#define M6811_ADR4 0x34 /* A/D, Analog Result register 4 */
|
| 103 |
|
|
#define M6811__RES35 0x35
|
| 104 |
|
|
#define M6811__RES36 0x36
|
| 105 |
|
|
#define M6811__RES37 0x37
|
| 106 |
|
|
#define M6811__RES38 0x38
|
| 107 |
|
|
#define M6811_OPTION 0x39 /* System Configuration Options */
|
| 108 |
|
|
#define M6811_COPRST 0x3A /* Arm/Reset COP Timer Circuitry */
|
| 109 |
|
|
#define M6811_PPROG 0x3B /* EEPROM Programming Control Register */
|
| 110 |
|
|
#define M6811_HPRIO 0x3C /* Highest priority I-Bit int and misc */
|
| 111 |
|
|
#define M6811_INIT 0x3D /* Ram and I/O mapping register */
|
| 112 |
|
|
#define M6811_TEST1 0x3E /* Factory test control register */
|
| 113 |
|
|
#define M6811_CONFIG 0x3F /* COP, ROM and EEPROM enables */
|
| 114 |
|
|
|
| 115 |
|
|
|
| 116 |
|
|
/* Flags of the CONFIG register (in EEPROM). */
|
| 117 |
|
|
#define M6811_NOSEC 0x08 /* Security mode disable */
|
| 118 |
|
|
#define M6811_NOCOP 0x04 /* COP system disable */
|
| 119 |
|
|
#define M6811_ROMON 0x02 /* Enable on-chip rom */
|
| 120 |
|
|
#define M6811_EEON 0x01 /* Enable on-chip eeprom */
|
| 121 |
|
|
|
| 122 |
|
|
/* Flags of the PPROG register. */
|
| 123 |
|
|
#define M6811_BYTE 0x10 /* Byte mode */
|
| 124 |
|
|
#define M6811_ROW 0x08 /* Row mode */
|
| 125 |
|
|
#define M6811_ERASE 0x04 /* Erase mode select (1 = erase, 0 = read) */
|
| 126 |
|
|
#define M6811_EELAT 0x02 /* EEPROM Latch Control */
|
| 127 |
|
|
#define M6811_EEPGM 0x01 /* EEPROM Programming Voltage Enable */
|
| 128 |
|
|
|
| 129 |
|
|
/* Flags of the PIOC register. */
|
| 130 |
|
|
#define M6811_STAF 0x80 /* Strobe A Interrupt Status Flag */
|
| 131 |
|
|
#define M6811_STAI 0x40 /* Strobe A Interrupt Enable Mask */
|
| 132 |
|
|
#define M6811_CWOM 0x20 /* Port C Wire OR mode */
|
| 133 |
|
|
#define M6811_HNDS 0x10 /* Handshake mode */
|
| 134 |
|
|
#define M6811_OIN 0x08 /* Output or Input handshaking */
|
| 135 |
|
|
#define M6811_PLS 0x04 /* Pulse/Interlocked Handshake Operation */
|
| 136 |
|
|
#define M6811_EGA 0x02 /* Active Edge for Strobe A */
|
| 137 |
|
|
#define M6811_INVB 0x01 /* Invert Strobe B */
|
| 138 |
|
|
|
| 139 |
|
|
/* Flags of the SCCR1 register. */
|
| 140 |
|
|
#define M6811_R8 0x80 /* Receive Data bit 8 */
|
| 141 |
|
|
#define M6811_T8 0x40 /* Transmit data bit 8 */
|
| 142 |
|
|
#define M6811__SCCR1_5 0x20 /* Unused */
|
| 143 |
|
|
#define M6811_M 0x10 /* SCI Character length */
|
| 144 |
|
|
#define M6811_WAKE 0x08 /* Wake up method select (0=idle, 1=addr mark) */
|
| 145 |
|
|
|
| 146 |
|
|
/* Flags of the SCCR2 register. */
|
| 147 |
|
|
#define M6811_TIE 0x80 /* Transmit Interrupt enable */
|
| 148 |
|
|
#define M6811_TCIE 0x40 /* Transmit Complete Interrupt Enable */
|
| 149 |
|
|
#define M6811_RIE 0x20 /* Receive Interrupt Enable */
|
| 150 |
|
|
#define M6811_ILIE 0x10 /* Idle Line Interrupt Enable */
|
| 151 |
|
|
#define M6811_TE 0x08 /* Transmit Enable */
|
| 152 |
|
|
#define M6811_RE 0x04 /* Receive Enable */
|
| 153 |
|
|
#define M6811_RWU 0x02 /* Receiver Wake Up */
|
| 154 |
|
|
#define M6811_SBK 0x01 /* Send Break */
|
| 155 |
|
|
|
| 156 |
|
|
/* Flags of the SCSR register. */
|
| 157 |
|
|
#define M6811_TDRE 0x80 /* Transmit Data Register Empty */
|
| 158 |
|
|
#define M6811_TC 0x40 /* Transmit Complete */
|
| 159 |
|
|
#define M6811_RDRF 0x20 /* Receive Data Register Full */
|
| 160 |
|
|
#define M6811_IDLE 0x10 /* Idle Line Detect */
|
| 161 |
|
|
#define M6811_OR 0x08 /* Overrun Error */
|
| 162 |
|
|
#define M6811_NF 0x04 /* Noise Flag */
|
| 163 |
|
|
#define M6811_FE 0x02 /* Framing Error */
|
| 164 |
|
|
#define M6811__SCSR_0 0x01 /* Unused */
|
| 165 |
|
|
|
| 166 |
|
|
/* Flags of the BAUD register. */
|
| 167 |
|
|
#define M6811_TCLR 0x80 /* Clear Baud Rate (TEST mode) */
|
| 168 |
|
|
#define M6811__BAUD_6 0x40 /* Not used */
|
| 169 |
|
|
#define M6811_SCP1 0x20 /* SCI Baud rate prescaler select */
|
| 170 |
|
|
#define M6811_SCP0 0x10
|
| 171 |
|
|
#define M6811_RCKB 0x08 /* Baud Rate Clock Check (TEST mode) */
|
| 172 |
|
|
#define M6811_SCR2 0x04 /* SCI Baud rate select */
|
| 173 |
|
|
#define M6811_SCR1 0x02
|
| 174 |
|
|
#define M6811_SCR0 0x01
|
| 175 |
|
|
|
| 176 |
|
|
#define M6811_BAUD_DIV_1 (0)
|
| 177 |
|
|
#define M6811_BAUD_DIV_3 (M6811_SCP0)
|
| 178 |
|
|
#define M6811_BAUD_DIV_4 (M6811_SCP1)
|
| 179 |
|
|
#define M6811_BAUD_DIV_13 (M6811_SCP1|M6811_SCP0)
|
| 180 |
|
|
|
| 181 |
|
|
/* Flags of the SPCR register. */
|
| 182 |
|
|
#define M6811_SPIE 0x80 /* Serial Peripheral Interrupt Enable */
|
| 183 |
|
|
#define M6811_SPE 0x40 /* Serial Peripheral System Enable */
|
| 184 |
|
|
#define M6811_DWOM 0x20 /* Port D Wire-OR mode option */
|
| 185 |
|
|
#define M6811_MSTR 0x10 /* Master Mode Select */
|
| 186 |
|
|
#define M6811_CPOL 0x08 /* Clock Polarity */
|
| 187 |
|
|
#define M6811_CPHA 0x04 /* Clock Phase */
|
| 188 |
|
|
#define M6811_SPR1 0x02 /* SPI Clock Rate Select */
|
| 189 |
|
|
#define M6811_SPR0 0x01
|
| 190 |
|
|
|
| 191 |
|
|
/* Flags of the SPSR register. */
|
| 192 |
|
|
#define M6811_SPIF 0x80 /* SPI Transfer Complete flag */
|
| 193 |
|
|
#define M6811_WCOL 0x40 /* Write Collision */
|
| 194 |
|
|
#define M6811_MODF 0x10 /* Mode Fault */
|
| 195 |
|
|
|
| 196 |
|
|
/* Flags of the ADCTL register. */
|
| 197 |
|
|
#define M6811_CCF 0x80 /* Conversions Complete Flag */
|
| 198 |
|
|
#define M6811_SCAN 0x20 /* Continuous Scan Control */
|
| 199 |
|
|
#define M6811_MULT 0x10 /* Multiple Channel/Single Channel Control */
|
| 200 |
|
|
#define M6811_CD 0x08 /* Channel Select D */
|
| 201 |
|
|
#define M6811_CC 0x04 /* C */
|
| 202 |
|
|
#define M6811_CB 0x02 /* B */
|
| 203 |
|
|
#define M6811_CA 0x01 /* A */
|
| 204 |
|
|
|
| 205 |
|
|
/* Flags of the CFORC register. */
|
| 206 |
|
|
#define M6811_FOC1 0x80 /* Force Output Compare 1 */
|
| 207 |
|
|
#define M6811_FOC2 0x40 /* 2 */
|
| 208 |
|
|
#define M6811_FOC3 0x20 /* 3 */
|
| 209 |
|
|
#define M6811_FOC4 0x10 /* 4 */
|
| 210 |
|
|
#define M6811_FOC5 0x08 /* 5 */
|
| 211 |
|
|
|
| 212 |
|
|
/* Flags of the OC1M register. */
|
| 213 |
|
|
#define M6811_OC1M7 0x80 /* Output Compare 7 */
|
| 214 |
|
|
#define M6811_OC1M6 0x40 /* 6 */
|
| 215 |
|
|
#define M6811_OC1M5 0x20 /* 5 */
|
| 216 |
|
|
#define M6811_OC1M4 0x10 /* 4 */
|
| 217 |
|
|
#define M6811_OC1M3 0x08 /* 3 */
|
| 218 |
|
|
|
| 219 |
|
|
/* Flags of the OC1D register. */
|
| 220 |
|
|
#define M6811_OC1D7 0x80
|
| 221 |
|
|
#define M6811_OC1D6 0x40
|
| 222 |
|
|
#define M6811_OC1D5 0x20
|
| 223 |
|
|
#define M6811_OC1D4 0x10
|
| 224 |
|
|
#define M6811_OC1D3 0x08
|
| 225 |
|
|
|
| 226 |
|
|
/* Flags of the TCTL1 register. */
|
| 227 |
|
|
#define M6811_OM2 0x80 /* Output Mode 2 */
|
| 228 |
|
|
#define M6811_OL2 0x40 /* Output Level 2 */
|
| 229 |
|
|
#define M6811_OM3 0x20
|
| 230 |
|
|
#define M6811_OL3 0x10
|
| 231 |
|
|
#define M6811_OM4 0x08
|
| 232 |
|
|
#define M6811_OL4 0x04
|
| 233 |
|
|
#define M6811_OM5 0x02
|
| 234 |
|
|
#define M6811_OL5 0x01
|
| 235 |
|
|
|
| 236 |
|
|
/* Flags of the TCTL2 register. */
|
| 237 |
|
|
#define M6811_EDG1B 0x20 /* Input Edge Capture Control 1 */
|
| 238 |
|
|
#define M6811_EDG1A 0x10
|
| 239 |
|
|
#define M6811_EDG2B 0x08 /* Input 2 */
|
| 240 |
|
|
#define M6811_EDG2A 0x04
|
| 241 |
|
|
#define M6811_EDG3B 0x02 /* Input 3 */
|
| 242 |
|
|
#define M6811_EDG3A 0x01
|
| 243 |
|
|
|
| 244 |
|
|
/* Flags of the TMSK1 register. */
|
| 245 |
|
|
#define M6811_OC1I 0x80 /* Output Compare 1 Interrupt */
|
| 246 |
|
|
#define M6811_OC2I 0x40 /* 2 */
|
| 247 |
|
|
#define M6811_OC3I 0x20 /* 3 */
|
| 248 |
|
|
#define M6811_OC4I 0x10 /* 4 */
|
| 249 |
|
|
#define M6811_OC5I 0x08 /* 5 */
|
| 250 |
|
|
#define M6811_IC1I 0x04 /* Input Capture 1 Interrupt */
|
| 251 |
|
|
#define M6811_IC2I 0x02 /* 2 */
|
| 252 |
|
|
#define M6811_IC3I 0x01 /* 3 */
|
| 253 |
|
|
|
| 254 |
|
|
/* Flags of the TFLG1 register. */
|
| 255 |
|
|
#define M6811_OC1F 0x80 /* Output Compare 1 Flag */
|
| 256 |
|
|
#define M6811_OC2F 0x40 /* 2 */
|
| 257 |
|
|
#define M6811_OC3F 0x20 /* 3 */
|
| 258 |
|
|
#define M6811_OC4F 0x10 /* 4 */
|
| 259 |
|
|
#define M6811_OC5F 0x08 /* 5 */
|
| 260 |
|
|
#define M6811_IC1F 0x04 /* Input Capture 1 Flag */
|
| 261 |
|
|
#define M6811_IC2F 0x02 /* 2 */
|
| 262 |
|
|
#define M6811_IC3F 0x01 /* 3 */
|
| 263 |
|
|
|
| 264 |
|
|
/* Flags of Timer Interrupt Mask Register 2 (TMSK2). */
|
| 265 |
|
|
#define M6811_TOI 0x80 /* Timer Overflow Interrupt Enable */
|
| 266 |
|
|
#define M6811_RTII 0x40 /* RTI Interrupt Enable */
|
| 267 |
|
|
#define M6811_PAOVI 0x20 /* Pulse Accumulator Overflow Interrupt En. */
|
| 268 |
|
|
#define M6811_PAII 0x10 /* Pulse Accumulator Interrupt Enable */
|
| 269 |
|
|
#define M6811_PR1 0x02 /* Timer prescaler */
|
| 270 |
|
|
#define M6811_PR0 0x01 /* Timer prescaler */
|
| 271 |
|
|
#define M6811_TPR_1 0x00 /* " " prescale div 1 */
|
| 272 |
|
|
#define M6811_TPR_4 0x01 /* " " prescale div 4 */
|
| 273 |
|
|
#define M6811_TPR_8 0x02 /* " " prescale div 8 */
|
| 274 |
|
|
#define M6811_TPR_16 0x03 /* " " prescale div 16 */
|
| 275 |
|
|
|
| 276 |
|
|
/* Flags of Timer Interrupt Flag Register 2 (M6811_TFLG2). */
|
| 277 |
|
|
#define M6811_TOF 0x80 /* Timer overflow bit */
|
| 278 |
|
|
#define M6811_RTIF 0x40 /* Read time interrupt flag */
|
| 279 |
|
|
#define M6811_PAOVF 0x20 /* Pulse accumulator overflow Interrupt flag */
|
| 280 |
|
|
#define M6811_PAIF 0x10 /* Pulse accumulator Input Edge " " " */
|
| 281 |
|
|
|
| 282 |
|
|
/* Flags of Pulse Accumulator Control Register (PACTL). */
|
| 283 |
|
|
#define M6811_DDRA7 0x80 /* Data direction for port A bit 7 */
|
| 284 |
|
|
#define M6811_PAEN 0x40 /* Pulse accumulator system enable */
|
| 285 |
|
|
#define M6811_PAMOD 0x20 /* Pulse accumulator mode */
|
| 286 |
|
|
#define M6811_PEDGE 0x10 /* Pulse accumulator edge control */
|
| 287 |
|
|
#define M6811_RTR1 0x02 /* RTI Interrupt rates select */
|
| 288 |
|
|
#define M6811_RTR0 0x01 /* " " " " */
|
| 289 |
|
|
|
| 290 |
|
|
/* Flags of the Options register. */
|
| 291 |
|
|
#define M6811_ADPU 0x80 /* A/D Powerup */
|
| 292 |
|
|
#define M6811_CSEL 0x40 /* A/D/EE Charge pump clock source select */
|
| 293 |
|
|
#define M6811_IRQE 0x20 /* IRQ Edge/Level sensitive */
|
| 294 |
|
|
#define M6811_DLY 0x10 /* Stop exit turn on delay */
|
| 295 |
|
|
#define M6811_CME 0x08 /* Clock Monitor enable */
|
| 296 |
|
|
#define M6811_CR1 0x02 /* COP timer rate select */
|
| 297 |
|
|
#define M6811_CR0 0x01 /* COP timer rate select */
|
| 298 |
|
|
|
| 299 |
|
|
/* Flags of the HPRIO register. */
|
| 300 |
|
|
#define M6811_RBOOT 0x80 /* Read Bootstrap ROM */
|
| 301 |
|
|
#define M6811_SMOD 0x40 /* Special Mode */
|
| 302 |
|
|
#define M6811_MDA 0x20 /* Mode Select A */
|
| 303 |
|
|
#define M6811_IRV 0x10 /* Internal Read Visibility */
|
| 304 |
|
|
#define M6811_PSEL3 0x08 /* Priority Select */
|
| 305 |
|
|
#define M6811_PSEL2 0x04
|
| 306 |
|
|
#define M6811_PSEL1 0x02
|
| 307 |
|
|
#define M6811_PSEL0 0x01
|
| 308 |
|
|
|
| 309 |
|
|
/* Some insns used by gas to turn relative branches into absolute ones. */
|
| 310 |
|
|
#define M6811_BRA 0x20
|
| 311 |
|
|
#define M6811_JMP 0x7e
|
| 312 |
|
|
#define M6811_BSR 0x8d
|
| 313 |
|
|
#define M6811_JSR 0xbd
|
| 314 |
|
|
#define M6812_JMP 0x06
|
| 315 |
|
|
#define M6812_BSR 0x07
|
| 316 |
|
|
#define M6812_JSR 0x16
|
| 317 |
|
|
|
| 318 |
|
|
/* Instruction code pages. Code page 1 is the default. */
|
| 319 |
|
|
/*#define M6811_OPCODE_PAGE1 0x00*/
|
| 320 |
|
|
#define M6811_OPCODE_PAGE2 0x18
|
| 321 |
|
|
#define M6811_OPCODE_PAGE3 0x1A
|
| 322 |
|
|
#define M6811_OPCODE_PAGE4 0xCD
|
| 323 |
|
|
|
| 324 |
|
|
|
| 325 |
|
|
/* 68HC11 operands formats as stored in the m6811_opcode table. These
|
| 326 |
|
|
flags do not correspond to anything in the 68HC11 or 68HC12.
|
| 327 |
|
|
They are only used by GAS to recognize operands. */
|
| 328 |
|
|
#define M6811_OP_NONE 0 /* No operand */
|
| 329 |
|
|
#define M6811_OP_DIRECT 0x0001 /* Page 0 addressing: *<val-8bits> */
|
| 330 |
|
|
#define M6811_OP_IMM8 0x0002 /* 8 bits immediat: #<val-8bits> */
|
| 331 |
|
|
#define M6811_OP_IMM16 0x0004 /* 16 bits immediat: #<val-16bits> */
|
| 332 |
|
|
#define M6811_OP_IND16 0x0008 /* Indirect abs: <val-16> */
|
| 333 |
|
|
#define M6812_OP_IND16_P2 0x0010 /* Second parameter indirect abs. */
|
| 334 |
|
|
#define M6812_OP_REG 0x0020 /* Register operand 1 */
|
| 335 |
|
|
#define M6812_OP_REG_2 0x0040 /* Register operand 2 */
|
| 336 |
|
|
|
| 337 |
|
|
#define M6811_OP_IX 0x0080 /* Indirect IX: <val-8>,x */
|
| 338 |
|
|
#define M6811_OP_IY 0x0100 /* Indirect IY: <val-8>,y */
|
| 339 |
|
|
#define M6812_OP_IDX 0x0200 /* Indirect: N,r N,[+-]r[+-] N:5-bits */
|
| 340 |
|
|
#define M6812_OP_IDX_1 0x0400 /* N,r N:9-bits */
|
| 341 |
|
|
#define M6812_OP_IDX_2 0x0800 /* N,r N:16-bits */
|
| 342 |
|
|
#define M6812_OP_D_IDX 0x1000 /* Indirect indexed: [D,r] */
|
| 343 |
|
|
#define M6812_OP_D_IDX_2 0x2000 /* [N,r] N:16-bits */
|
| 344 |
|
|
#define M6812_OP_PAGE 0x4000 /* Page number */
|
| 345 |
|
|
#define M6811_OP_MASK 0x07FFF
|
| 346 |
|
|
#define M6811_OP_BRANCH 0x00008000 /* Branch, jsr, call */
|
| 347 |
|
|
#define M6811_OP_BITMASK 0x00010000 /* Bitmask: #<val-8> */
|
| 348 |
|
|
#define M6811_OP_JUMP_REL 0x00020000 /* Pc-Relative: <val-8> */
|
| 349 |
|
|
#define M6812_OP_JUMP_REL16 0x00040000 /* Pc-relative: <val-16> */
|
| 350 |
|
|
#define M6811_OP_PAGE1 0x0000
|
| 351 |
|
|
#define M6811_OP_PAGE2 0x00080000 /* Need a page2 opcode before */
|
| 352 |
|
|
#define M6811_OP_PAGE3 0x00100000 /* Need a page3 opcode before */
|
| 353 |
|
|
#define M6811_OP_PAGE4 0x00200000 /* Need a page4 opcode before */
|
| 354 |
|
|
#define M6811_MAX_OPERANDS 3 /* Max operands: brset <dst> <mask> <b> */
|
| 355 |
|
|
|
| 356 |
|
|
#define M6812_ACC_OFFSET 0x00400000 /* A,r B,r D,r */
|
| 357 |
|
|
#define M6812_ACC_IND 0x00800000 /* [D,r] */
|
| 358 |
|
|
#define M6812_PRE_INC 0x01000000 /* n,+r n = -8..8 */
|
| 359 |
|
|
#define M6812_PRE_DEC 0x02000000 /* n,-r */
|
| 360 |
|
|
#define M6812_POST_INC 0x04000000 /* n,r+ */
|
| 361 |
|
|
#define M6812_POST_DEC 0x08000000 /* n,r- */
|
| 362 |
|
|
#define M6812_INDEXED_IND 0x10000000 /* [n,r] n = 16-bits */
|
| 363 |
|
|
#define M6812_INDEXED 0x20000000 /* n,r n = 5, 9 or 16-bits */
|
| 364 |
|
|
#define M6812_OP_IDX_P2 0x40000000
|
| 365 |
|
|
|
| 366 |
|
|
/* Markers to identify some instructions. */
|
| 367 |
|
|
#define M6812_OP_EXG_MARKER 0x01000000 /* exg r1,r2 */
|
| 368 |
|
|
#define M6812_OP_TFR_MARKER 0x02000000 /* tfr r1,r2 */
|
| 369 |
|
|
#define M6812_OP_SEX_MARKER 0x04000000 /* sex r1,r2 */
|
| 370 |
|
|
|
| 371 |
|
|
#define M6812_OP_EQ_MARKER 0x80000000 /* dbeq/ibeq/tbeq */
|
| 372 |
|
|
#define M6812_OP_DBCC_MARKER 0x04000000 /* dbeq/dbne */
|
| 373 |
|
|
#define M6812_OP_IBCC_MARKER 0x02000000 /* ibeq/ibne */
|
| 374 |
|
|
#define M6812_OP_TBCC_MARKER 0x01000000
|
| 375 |
|
|
|
| 376 |
|
|
#define M6812_OP_TRAP_ID 0x80000000 /* trap #N */
|
| 377 |
|
|
|
| 378 |
|
|
#define M6811_OP_HIGH_ADDR 0x01000000 /* Used internally by gas. */
|
| 379 |
|
|
#define M6811_OP_LOW_ADDR 0x02000000
|
| 380 |
|
|
|
| 381 |
|
|
#define M68HC12_BANK_VIRT 0x010000
|
| 382 |
|
|
#define M68HC12_BANK_MASK 0x00003fff
|
| 383 |
|
|
#define M68HC12_BANK_BASE 0x00008000
|
| 384 |
|
|
#define M68HC12_BANK_SHIFT 14
|
| 385 |
|
|
#define M68HC12_BANK_PAGE_MASK 0x0ff
|
| 386 |
|
|
|
| 387 |
|
|
|
| 388 |
|
|
/* CPU identification. */
|
| 389 |
|
|
#define cpu6811 0x01
|
| 390 |
|
|
#define cpu6812 0x02
|
| 391 |
|
|
#define cpu6812s 0x04
|
| 392 |
|
|
|
| 393 |
|
|
/* The opcode table is an array of struct m68hc11_opcode. */
|
| 394 |
|
|
struct m68hc11_opcode {
|
| 395 |
|
|
const char* name; /* Op-code name */
|
| 396 |
|
|
long format;
|
| 397 |
|
|
unsigned char size;
|
| 398 |
|
|
unsigned char opcode;
|
| 399 |
|
|
unsigned char cycles_low;
|
| 400 |
|
|
unsigned char cycles_high;
|
| 401 |
|
|
unsigned char set_flags_mask;
|
| 402 |
|
|
unsigned char clr_flags_mask;
|
| 403 |
|
|
unsigned char chg_flags_mask;
|
| 404 |
|
|
unsigned char arch;
|
| 405 |
|
|
};
|
| 406 |
|
|
|
| 407 |
|
|
/* Alias definition for 68HC12. */
|
| 408 |
|
|
struct m68hc12_opcode_alias
|
| 409 |
|
|
{
|
| 410 |
|
|
const char* name;
|
| 411 |
|
|
const char* translation;
|
| 412 |
|
|
unsigned char size;
|
| 413 |
|
|
unsigned char code1;
|
| 414 |
|
|
unsigned char code2;
|
| 415 |
|
|
};
|
| 416 |
|
|
|
| 417 |
|
|
/* The opcode table. The table contains all the opcodes (all pages).
|
| 418 |
|
|
You can't rely on the order. */
|
| 419 |
|
|
extern const struct m68hc11_opcode m68hc11_opcodes[];
|
| 420 |
|
|
extern const int m68hc11_num_opcodes;
|
| 421 |
|
|
|
| 422 |
|
|
/* Alias table for 68HC12. It translates some 68HC11 insn which are not
|
| 423 |
|
|
implemented in 68HC12 but have equivalent translations. */
|
| 424 |
|
|
extern const struct m68hc12_opcode_alias m68hc12_alias[];
|
| 425 |
|
|
extern const int m68hc12_num_alias;
|
| 426 |
|
|
|
| 427 |
|
|
#endif /* _OPCODE_M68HC11_H */
|
