URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movur.ms] - Blame information for rev 26

Details | Compare with Previous | View Log


# mach: crisv3 crisv8 crisv10 crisv32
# output: 5\nf5\n5\nfff5\n0\n
 
; Movu between registers.  Check that zero-extension is performed and the
; full register is set.
 
 .include "testutils.inc"
 start
 moveq -1,r5
 moveq 5,r4
 move.b r4,r5
 moveq -1,r3
 movu.b r5,r3
 test_move_cc 0 0 0 0
 dumpr3
 
 moveq 0,r5
 moveq -11,r4
 move.b r4,r5
 moveq -1,r3
 movu.b r5,r3
 test_move_cc 0 0 0 0
 dumpr3
 
 moveq -1,r5
 moveq 5,r4
 move.w r4,r5
 moveq -1,r3
 movu.w r5,r3
 test_move_cc 0 0 0 0
 dumpr3
 
 moveq 0,r5
 moveq -11,r4
 move.w r4,r5
 moveq -1,r3
 movu.w r5,r3
 test_move_cc 0 0 0 0
 dumpr3
 
 movu.w 0,r3
 test_move_cc 0 1 0 0
 dumpr3
 
 quit

Line No.	Rev	Author	Line
1	26	jlechner	`# mach: crisv3 crisv8 crisv10 crisv32`
2			`# output: 5\nf5\n5\nfff5\n0\n`
3
4			`; Movu between registers. Check that zero-extension is performed and the`
5			`; full register is set.`
6
7			`.include "testutils.inc"`
8			`start`
9			`moveq -1,r5`
10			`moveq 5,r4`
11			`move.b r4,r5`
12			`moveq -1,r3`
13			`movu.b r5,r3`
14			`test_move_cc 0 0 0 0`
15			`dumpr3`
16
17			`moveq 0,r5`
18			`moveq -11,r4`
19			`move.b r4,r5`
20			`moveq -1,r3`
21			`movu.b r5,r3`
22			`test_move_cc 0 0 0 0`
23			`dumpr3`
24
25			`moveq -1,r5`
26			`moveq 5,r4`
27			`move.w r4,r5`
28			`moveq -1,r3`
29			`movu.w r5,r3`
30			`test_move_cc 0 0 0 0`
31			`dumpr3`
32
33			`moveq 0,r5`
34			`moveq -11,r4`
35			`move.w r4,r5`
36			`moveq -1,r3`
37			`movu.w r5,r3`
38			`test_move_cc 0 0 0 0`
39			`dumpr3`
40
41			`movu.w 0,r3`
42			`test_move_cc 0 1 0 0`
43			`dumpr3`
44
45			`quit`

Browse

Tools

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [cris/] [asm/] [movur.ms] - Blame information for rev 26