URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [xor3.cgs] - Blame information for rev 26

Details | Compare with Previous | View Log


# m32r testcase for xor3 $dr,$sr,#$uimm16
# mach(): m32r m32rx
 
        .include "testutils.inc"
 
        start
 
        .global xor3
xor3:
 
        mvi_h_gr  r5, 0
        mvi_h_gr  r4, 3
        xor3      r5, r4, #6
        test_h_gr r5, 5
 
        pass

Line No.	Rev	Author	Line
1	26	jlechner	`# m32r testcase for xor3 $dr,$sr,#$uimm16`
2			`# mach(): m32r m32rx`
3
4			`.include "testutils.inc"`
5
6			`start`
7
8			`.global xor3`
9			`xor3:`
10
11			`mvi_h_gr r5, 0`
12			`mvi_h_gr r4, 3`
13			`xor3 r5, r4, #6`
14			`test_h_gr r5, 5`
15
16			`pass`

Browse

Tools

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [m32r/] [xor3.cgs] - Blame information for rev 26