OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gdb/] [sim-plugins/] [disp7seg/] [disp7seg.c] - Blame information for rev 27

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 jlechner
/* SCARTS 7-segment display extension module code for the GNU simulator.
2
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003
3
   Free Software Foundation, Inc.
4
   Contributed by Martin Walter <mwalter@opencores.org>
5
 
6
   This file is part of the GNU simulators.
7
 
8
   This program is free software; you can redistribute it and/or modify
9
   it under the terms of the GNU General Public License as published by
10
   the Free Software Foundation; either version 3 of the License, or
11
   (at your option) any later version.
12
 
13
   This program is distributed in the hope that it will be useful,
14
   but WITHOUT ANY WARRANTY; without even the implied warranty of
15
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
   GNU General Public License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
20
 
21
 
22
#include <string.h>
23
#include "disp7seg.h"
24
 
25
/* Macros for machine type. */
26
#if defined __SCARTS_16__
27
  #define SCARTS_ADDR_CTYPE  uint16_t
28
#elif defined __SCARTS_32__
29
  #define SCARTS_ADDR_CTYPE  uint32_t
30
#else
31
  #error "Unsupported target machine type"
32
#endif
33
 
34
/* Macros for bit manipulations. */
35
#define read_bit(regfile, bitpos) (((regfile) >> (bitpos)) & 1)
36
#define write_bit(regfile, bitpos, value) (void)((value) ? ((regfile) |= (1 << (bitpos))) : ((regfile) &= ~(1 << (bitpos))))
37
 
38
static disp7seg_mem_t mem;
39
 
40
uint8_t*
41
get_mem (void)
42
{
43
  return mem.raw;
44
}
45
 
46
void
47
get_mem_map (SCARTS_ADDR_CTYPE* start, SCARTS_ADDR_CTYPE* size)
48
{
49
  *start = DISP7SEG_BADDR;
50
  *size  = DISP7SEG_SIZE;
51
}
52
 
53
uint8_t*
54
get_status (void)
55
{
56
  return &mem.regfile.STATUS;
57
}
58
 
59
int
60
mem_read (SCARTS_ADDR_CTYPE offset, uint8_t *value)
61
{
62
  if (offset >= DISP7SEG_SIZE)
63
    return 0;
64
 
65
  *value = mem.raw[offset];
66
  return 1;
67
}
68
 
69
int
70
mem_write (SCARTS_ADDR_CTYPE offset, uint8_t value)
71
{
72
  if (offset >= DISP7SEG_SIZE)
73
    return 0;
74
 
75
  mem.raw[offset] = value;
76
  return 1;
77
}
78
 
79
void
80
reset (void)
81
{
82
  memset (mem.raw, 0, DISP7SEG_SIZE);
83
}
84
 
85
void
86
tick (SCARTS_ADDR_CTYPE pc)
87
{
88
  return;
89
}
90
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.