1 |
69 |
tac2 |
/*$$HEADER*/
|
2 |
|
|
/******************************************************************************/
|
3 |
|
|
/* */
|
4 |
|
|
/* H E A D E R I N F O R M A T I O N */
|
5 |
|
|
/* */
|
6 |
|
|
/******************************************************************************/
|
7 |
|
|
|
8 |
|
|
// Project Name : Development Board Debugger Example
|
9 |
|
|
// File Name : board.h
|
10 |
|
|
// Prepared By : jb
|
11 |
|
|
// Project Start : 2009-01-01
|
12 |
|
|
|
13 |
|
|
|
14 |
|
|
/*$$COPYRIGHT NOTICE*/
|
15 |
|
|
/******************************************************************************/
|
16 |
|
|
/* */
|
17 |
|
|
/* C O P Y R I G H T N O T I C E */
|
18 |
|
|
/* */
|
19 |
|
|
/******************************************************************************/
|
20 |
|
|
|
21 |
|
|
// Copyright (c) ORSoC 2009 All rights reserved.
|
22 |
|
|
|
23 |
|
|
// The information in this document is the property of ORSoC.
|
24 |
|
|
// Except as specifically authorized in writing by ORSoC, the receiver of
|
25 |
|
|
// this document shall keep the information contained herein confidential and
|
26 |
|
|
// shall protect the same in whole or in part thereof from disclosure and
|
27 |
|
|
// dissemination to third parties. Disclosure and disseminations to the receiver's
|
28 |
|
|
// employees shall only be made on a strict need to know basis.
|
29 |
|
|
|
30 |
|
|
|
31 |
|
|
/*$$DESCRIPTION*/
|
32 |
|
|
/******************************************************************************/
|
33 |
|
|
/* */
|
34 |
|
|
/* D E S C R I P T I O N */
|
35 |
|
|
/* */
|
36 |
|
|
/******************************************************************************/
|
37 |
|
|
|
38 |
|
|
// This file contains definitions for the FPGA board used.
|
39 |
|
|
|
40 |
|
|
/*$$CHANGE HISTORY*/
|
41 |
|
|
/******************************************************************************/
|
42 |
|
|
/* */
|
43 |
|
|
/* C H A N G E H I S T O R Y */
|
44 |
|
|
/* */
|
45 |
|
|
/******************************************************************************/
|
46 |
|
|
|
47 |
|
|
// Date Version Description
|
48 |
|
|
//------------------------------------------------------------------------
|
49 |
|
|
// 090101 1.0 First version jb
|
50 |
|
|
|
51 |
|
|
/*$$DEFINES*/
|
52 |
|
|
/******************************************************************************/
|
53 |
|
|
/* */
|
54 |
|
|
/* D E F I N E S */
|
55 |
|
|
/* */
|
56 |
|
|
/******************************************************************************/
|
57 |
|
|
|
58 |
|
|
/******************************************************************************/
|
59 |
|
|
/* S Y S T E M C L O C K F R E Q . */
|
60 |
|
|
/******************************************************************************/
|
61 |
|
|
#define IN_CLK 25000000 // 25MHz
|
62 |
|
|
|
63 |
|
|
/******************************************************************************/
|
64 |
|
|
/* S D R A M */
|
65 |
|
|
/******************************************************************************/
|
66 |
|
|
|
67 |
|
|
//#define SDRAM_BASE 0x00000000
|
68 |
|
|
//#define SDRAM_SIZE 0x02000000 // 32-MByte
|
69 |
|
|
//#define SDRAM_END SDRAM_BASE + SDRAM_SIZE - 1
|
70 |
|
|
|
71 |
|
|
/******************************************************************************/
|
72 |
|
|
/* G P I O */
|
73 |
|
|
/******************************************************************************/
|
74 |
|
|
// Not present in the current design
|
75 |
|
|
/*
|
76 |
|
|
#define GPIO_BASE 0x9A000000 // General purpose IO base address
|
77 |
|
|
#define RGPIO_IN 0x0 // GPIO input data
|
78 |
|
|
#define RGPIO_OUT 0x4 // GPIO output data
|
79 |
|
|
#define RGPIO_OE 0x8 // GPIO output enable
|
80 |
|
|
#define RGPIO_INTE 0xC // GPIO interrupt enable
|
81 |
|
|
#define RGPIO_PTRIG 0x10 // Type of event that triggers an IRQ
|
82 |
|
|
#define RGPIO_AUX 0x14 //
|
83 |
|
|
#define RGPIO_CTRL 0x18 // GPIO control register
|
84 |
|
|
#define RGPIO_INTS 0x1C // Interupt status
|
85 |
|
|
#define RGPIO_ECLK 0x20 // Enable gpio_eclk to latch RGPIO_IN
|
86 |
|
|
#define RGPIO_NEC 0x24 // Select active edge of gpio_eclk
|
87 |
|
|
*/
|
88 |
|
|
/******************************************************************************/
|
89 |
|
|
/* U A R T */
|
90 |
|
|
/******************************************************************************/
|
91 |
|
|
//#define UART_BAUD_RATE 19200
|
92 |
|
|
#define UART_BAUD_RATE 115200
|
93 |
|
|
#define UART_BASE 0x90000000
|
94 |
|
|
#define UART_IRQ 19
|
95 |
|
|
|
96 |
|
|
/******************************************************************************/
|
97 |
|
|
/* SD_CONTROLLER */
|
98 |
|
|
/******************************************************************************/
|
99 |
|
|
#define SD_CONTROLLER_BASE 0xa0000000
|
100 |
|
|
|
101 |
|
|
|
102 |
|
|
|
103 |
|
|
/*$$TYPEDEFS*/
|
104 |
|
|
/******************************************************************************/
|
105 |
|
|
/* */
|
106 |
|
|
/* T Y P E D E F S */
|
107 |
|
|
/* */
|
108 |
|
|
/******************************************************************************/
|
109 |
|
|
|
110 |
|
|
#ifdef INCLUDED_FROM_C_FILE
|
111 |
|
|
|
112 |
|
|
#define LOAD_INFO_STR
|
113 |
|
|
|
114 |
|
|
typedef struct load_info
|
115 |
|
|
{
|
116 |
|
|
unsigned long boardtype; //
|
117 |
|
|
unsigned long decompressed_crc; // Filled in by ext. program for generating SRecord file
|
118 |
|
|
unsigned long compressed_crc; // Filled in by ext. program for generating SRecord file
|
119 |
|
|
unsigned long decompressed_size; // Filled in by ext. program for generating SRecord file
|
120 |
|
|
unsigned long compressed_size; // Filled in by ext. program for generating SRecord file
|
121 |
|
|
unsigned long extra_pad[23]; // Extra padding
|
122 |
|
|
unsigned char boardName[12]; //
|
123 |
|
|
unsigned char caaName[20]; //
|
124 |
|
|
unsigned char caaRev[8]; //
|
125 |
|
|
unsigned char addInfo[16]; //
|
126 |
|
|
|
127 |
|
|
} LOAD_INFO;
|
128 |
|
|
|
129 |
|
|
|
130 |
|
|
typedef unsigned char BYTE; /* 8 bits */
|
131 |
|
|
typedef unsigned short WORD; /* 16 bits */
|
132 |
|
|
typedef unsigned long LONG_WORD; /* 32 bits */
|
133 |
|
|
|
134 |
|
|
#endif
|
135 |
|
|
|
136 |
|
|
#ifndef REG
|
137 |
|
|
#define REG register
|
138 |
|
|
#endif
|
139 |
|
|
|