OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [run/] [run_all] - Blame information for rev 58

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 dinesha
#!/bin/csh -f
2
 
3 29 dinesha
#format
4
# run_modesim  
5
#    Example ./run_modelsim core SDR_16BIT
6
#
7
# Option-1:
8
#        core - Run the SDRAM core level test case
9
#        top  - Run the SDRAM Top level test case
10
# Option-2:
11
#        SDR-16BIT  - Run 16 Bit SDRAM Test case
12
#        SDR-32BIT  - Run 32 Bit SDRAM Test case
13
#        SDR-8BIT   - Run 8  Bit SDRAM Test case
14
#
15
#
16
echo "######### SDRAM CORE STAND ALONG TEST CASE ########"
17 5 dinesha
echo "#############################"
18
echo " INITIATING SDR 16 BIT Tests"
19
echo ##############################
20 29 dinesha
./run_modelsim core SDR_16BIT | tee ../log/core_sdr16_sim.log
21 5 dinesha
 
22
echo "#############################"
23
echo " INITIATING SDR 32 BIT Tests"
24
echo ##############################
25 29 dinesha
./run_modelsim core SDR_32BIT | tee ../log/core_sdr32_sim.log
26 5 dinesha
 
27 19 dinesha
echo "#############################"
28
echo " INITIATING SDR 8 BIT Tests"
29
echo ##############################
30 29 dinesha
./run_modelsim core SDR_8BIT | tee ../log/core_sdr8_sim.log
31
 
32
 
33
echo "######### SDRAM TOP TEST CASE ########"
34
 
35
echo "#############################"
36
echo " INITIATING SDR 16 BIT Tests"
37
echo ##############################
38
./run_modelsim top SDR_16BIT | tee ../log/top_sdr16_sim.log
39
 
40
echo "#############################"
41
echo " INITIATING SDR 32 BIT Tests"
42
echo ##############################
43
./run_modelsim top SDR_32BIT | tee ../log/top_sdr32_sim.log
44
 
45
echo "#############################"
46
echo " INITIATING SDR 8 BIT Tests"
47
echo ##############################
48
./run_modelsim top SDR_8BIT | tee ../log/top_sdr8_sim.log
49 33 dinesha
 
50
./regression_analysis

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.