OpenCores
URL https://opencores.org/ocsvn/sgmii/sgmii/trunk

Subversion Repositories sgmii

[/] [sgmii/] [trunk/] [build/] [OpenCore_MAC/] [TECH/] [altera/] [DDR_I_bb.v] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 jefflieu
// megafunction wizard: %ALTDDIO_IN%VBB%
2
// GENERATION: STANDARD
3
// VERSION: WM1.0
4
// MODULE: altddio_in 
5
 
6
// ============================================================
7
// File Name: DDR_I.v
8
// Megafunction Name(s):
9
//                      altddio_in
10
//
11
// Simulation Library Files(s):
12
//                      altera_mf
13
// ============================================================
14
// ************************************************************
15
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
//
17
// 9.0 Build 235 06/17/2009 SP 2 SJ Full Version
18
// ************************************************************
19
 
20
//Copyright (C) 1991-2009 Altera Corporation
21
//Your use of Altera Corporation's design tools, logic functions 
22
//and other software and tools, and its AMPP partner logic 
23
//functions, and any output files from any of the foregoing 
24
//(including device programming or simulation files), and any 
25
//associated documentation or information are expressly subject 
26
//to the terms and conditions of the Altera Program License 
27
//Subscription Agreement, Altera MegaCore Function License 
28
//Agreement, or other applicable license agreement, including, 
29
//without limitation, that your use is for the sole purpose of 
30
//programming logic devices manufactured by Altera and sold by 
31
//Altera or its authorized distributors.  Please refer to the 
32
//applicable agreement for further details.
33
 
34
module DDR_I (
35
        datain,
36
        inclock,
37
        dataout_h,
38
        dataout_l);
39
 
40
        input   [4:0]  datain;
41
        input     inclock;
42
        output  [4:0]  dataout_h;
43
        output  [4:0]  dataout_l;
44
 
45
endmodule
46
 
47
// ============================================================
48
// CNX file retrieval info
49
// ============================================================
50
// Retrieval info: PRIVATE: ARESET_MODE NUMERIC "2"
51
// Retrieval info: PRIVATE: CLKEN NUMERIC "0"
52
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Arria II GX"
53
// Retrieval info: PRIVATE: INVERT_INPUT_CLOCKS NUMERIC "0"
54
// Retrieval info: PRIVATE: POWER_UP_HIGH NUMERIC "0"
55
// Retrieval info: PRIVATE: SRESET_MODE NUMERIC "2"
56
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
57
// Retrieval info: PRIVATE: WIDTH NUMERIC "5"
58
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Arria II GX"
59
// Retrieval info: CONSTANT: INVERT_INPUT_CLOCKS STRING "OFF"
60
// Retrieval info: CONSTANT: LPM_TYPE STRING "altddio_in"
61
// Retrieval info: CONSTANT: POWER_UP_HIGH STRING "OFF"
62
// Retrieval info: CONSTANT: WIDTH NUMERIC "5"
63
// Retrieval info: USED_PORT: datain 0 0 5 0 INPUT NODEFVAL datain[4..0]
64
// Retrieval info: USED_PORT: dataout_h 0 0 5 0 OUTPUT NODEFVAL dataout_h[4..0]
65
// Retrieval info: USED_PORT: dataout_l 0 0 5 0 OUTPUT NODEFVAL dataout_l[4..0]
66
// Retrieval info: USED_PORT: inclock 0 0 0 0 INPUT_CLK_EXT NODEFVAL inclock
67
// Retrieval info: CONNECT: @datain 0 0 5 0 datain 0 0 5 0
68
// Retrieval info: CONNECT: dataout_h 0 0 5 0 @dataout_h 0 0 5 0
69
// Retrieval info: CONNECT: dataout_l 0 0 5 0 @dataout_l 0 0 5 0
70
// Retrieval info: CONNECT: @inclock 0 0 0 0 inclock 0 0 0 0
71
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
72
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I.v TRUE
73
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I.ppf TRUE
74
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I.inc FALSE
75
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I.cmp FALSE
76
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I.bsf FALSE
77
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I_inst.v FALSE
78
// Retrieval info: GEN_FILE: TYPE_NORMAL DDR_I_bb.v TRUE
79
// Retrieval info: LIB_FILE: altera_mf

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.