OpenCores
URL https://opencores.org/ocsvn/sgmii/sgmii/trunk

Subversion Repositories sgmii

[/] [sgmii/] [trunk/] [build/] [OpenCore_MAC/] [TECH/] [altera/] [DDR_O_CLK.bsf] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 jefflieu
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2009 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 0 0 232 120)
24
        (text "DDR_O_CLK" (rect 78 1 167 17)(font "Arial" (font_size 10)))
25
        (text "inst" (rect 8 104 25 116)(font "Arial" ))
26
        (port
27
                (pt 0 24)
28
                (input)
29
                (text "datain_h" (rect 0 0 48 14)(font "Arial" (font_size 8)))
30
                (text "datain_h" (rect 4 11 46 24)(font "Arial" (font_size 8)))
31
                (line (pt 0 24)(pt 88 24)(line_width 1))
32
        )
33
        (port
34
                (pt 0 40)
35
                (input)
36
                (text "datain_l" (rect 0 0 43 14)(font "Arial" (font_size 8)))
37
                (text "datain_l" (rect 4 27 43 40)(font "Arial" (font_size 8)))
38
                (line (pt 0 40)(pt 88 40)(line_width 1))
39
        )
40
        (port
41
                (pt 0 56)
42
                (input)
43
                (text "outclock" (rect 0 0 47 14)(font "Arial" (font_size 8)))
44
                (text "outclock" (rect 4 43 42 56)(font "Arial" (font_size 8)))
45
                (line (pt 0 56)(pt 88 56)(line_width 1))
46
        )
47
        (port
48
                (pt 232 24)
49
                (output)
50
                (text "dataout" (rect 0 0 42 14)(font "Arial" (font_size 8)))
51
                (text "dataout" (rect 193 11 229 24)(font "Arial" (font_size 8)))
52
                (line (pt 232 24)(pt 152 24)(line_width 1))
53
        )
54
        (drawing
55
                (text "ddio" (rect 110 27 131 40)(font "Arial" (font_size 8)))
56
                (text "output" (rect 105 42 135 55)(font "Arial" (font_size 8)))
57
                (text "power up" (rect 92 74 129 86)(font "Arial" ))
58
                (text "low" (rect 92 84 105 96)(font "Arial" ))
59
                (line (pt 88 16)(pt 152 16)(line_width 1))
60
                (line (pt 152 16)(pt 152 96)(line_width 1))
61
                (line (pt 152 96)(pt 88 96)(line_width 1))
62
                (line (pt 88 96)(pt 88 16)(line_width 1))
63
        )
64
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.