1 |
27 |
jefflieu |
#this file is to add Open mac controller files
|
2 |
|
|
set OpenCore_MAC_directory OpenCore_MAC
|
3 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/TECH/altera/RGMII2GMII.v
|
4 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/TECH/altera/GMII2RGMII.v
|
5 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/TECH/altera/CLK_DIV2.v
|
6 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/TECH/altera/CLK_SWITCH.v
|
7 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/TECH/altera/duram.v
|
8 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/afifo.v
|
9 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/Broadcast_filter.v
|
10 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/Clk_ctrl.v
|
11 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/CRC_chk.v
|
12 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/CRC_gen.v
|
13 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/eth_clockgen.v
|
14 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/eth_miim.v
|
15 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/eth_outputcontrol.v
|
16 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/eth_shiftreg.v
|
17 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/flow_ctrl.v
|
18 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/GbMAC.v
|
19 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/header.v
|
20 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_rx.v
|
21 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_rx_add_chk.v
|
22 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_rx_ctrl.v
|
23 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_rx_FF.v
|
24 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_top.v
|
25 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_tx.v
|
26 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_tx_addr_add.v
|
27 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_tx_Ctrl.v
|
28 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/MAC_tx_FF.v
|
29 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/Phy_int.v
|
30 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/Ramdon_gen.v
|
31 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/reg_int.v
|
32 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/RMON.v
|
33 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/RMON_addr_gen.v
|
34 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/RMON_ctrl.v
|
35 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/RMON_dpram.v
|
36 |
|
|
set_global_assignment -name VERILOG_FILE $OpenCore_MAC_directory/timescale.v
|
37 |
|
|
set_global_assignment -name QIP_FILE $OpenCore_MAC_directory/TECH/altera/DDR_O.qip
|
38 |
|
|
set_global_assignment -name QIP_FILE $OpenCore_MAC_directory/TECH/altera/DDR_I.qip
|
39 |
|
|
set_global_assignment -name QIP_FILE $OpenCore_MAC_directory/LoopbackFF/lpbff.qip
|