OpenCores
URL https://opencores.org/ocsvn/sgmii/sgmii/trunk

Subversion Repositories sgmii

[/] [sgmii/] [trunk/] [src/] [mXcver.v] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jefflieu
/*
2
Developed By Subtleware Corporation Pte Ltd 2011
3
File            :
4
Description     :
5
Remarks         :
6
Revision        :
7
        Date    Author  Description
8
*/
9
 
10
module mXcver #(parameter pXcverName="AltCycIV") (
11
 
12
        input   i_SerRx,
13
        output  o_SerTx,
14
 
15
        input   i_RefClk125M,
16
        output  o_TxClk,
17
        input   i_CalClk,
18
        input   i_GxBPwrDwn,
19
        input   i_XcverDigitalRst,
20
        output  o_PllLocked,
21
        output  o_SignalDetect,
22
        output  [07:00]         o8_RxCodeGroup,
23
        output  o_RxCodeInvalid,
24
        output  o_RxCodeCtrl,
25
 
26
        input   [07:00]         i8_TxCodeGroup,
27
        input   i_TxCodeValid,
28
        input   i_TxCodeCtrl,
29
        input   i_TxForceNegDisp,
30
        output  o_RunningDisparity);
31
 
32
 
33
 
34
        generate
35
        if(pXcverName=="AltCycIV")
36
                wire [04:00] w5_ReconfigFromGxb;
37
                wire [03:00] w4_ReconfigToGxb;
38
                wire w_Reconfiguring;
39
                begin:AltCycIVXcver
40
                mAltGX u0AltGX (
41
                .cal_blk_clk            (i_CalClk),
42
                .gxb_powerdown          (i_GxBPwrDwn),
43
                .pll_inclk                      (i_RefClk125M),
44
                .reconfig_clk           (i_CalClk),
45
                .reconfig_togxb         (w4_ReconfigToGxb),
46
                .rx_analogreset         (1'b0),
47
                .pll_locked                     (o_PllLocked),
48
                .reconfig_fromgxb       (w5_ReconfigFromGxb),
49
 
50
                .rx_digitalreset        (i_XcverDigitalRst),
51
                .rx_datain                      (i_SerRx),
52
                .tx_dataout                     (o_SerTx),
53
 
54
                .tx_ctrlenable          (i_TxCodeCtrl),
55
                .tx_datain                      (i8_TxCodeGroup),
56
                .tx_digitalreset        (i_XcverDigitalRst),
57
 
58
                .rx_errdetect           (o_RxCodeInvalid),
59
                .rx_ctrldetect          (o_RxCodeCtrl),
60
                .rx_dataout                     (o8_RxCodeGroup),
61
                .rx_disperr                     (),
62
                .rx_patterndetect       (),
63
                .rx_rlv                         (),
64
                .rx_syncstatus          (o_SignalDetect),
65
                .tx_clkout                      (o_TxClk));
66
 
67
                assign o_RunningDisparity = 1'b0;
68
 
69
                  mAltGXReconfig u0AltGXReconfig(
70
                        .reconfig_clk           (i_CalClk),
71
                        .reconfig_fromgxb       (w5_ReconfigFromGxb),
72
                        .busy                           (w_Reconfiguring),
73
                        .reconfig_togxb         (w4_ReconfigToGxb));
74
                end
75
        endgenerate
76
 
77
 
78
 
79
 
80
 
81
 
82
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.