OpenCores
URL https://opencores.org/ocsvn/simple_fm_receiver/simple_fm_receiver/trunk

Subversion Repositories simple_fm_receiver

[/] [simple_fm_receiver/] [trunk/] [source/] [Makefile] - Blame information for rev 37

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 arif_endro
# $Id: Makefile,v 1.3 2008-08-10 09:21:32 arif_endro Exp $
2 2 arif_endro
#
3 24 arif_endro
#
4
# Author  : "Arif E. Nugroho" 
5
#
6 31 arif_endro
# Copyright (c) 2005, 2008 Arif E. Nugroho
7
#
8
# Need to FLATTENING the design before OCP and NERO
9
# Use x2y vst vst  
10
# then flatlo -r   # source is a result from x2y
11
# this two sequence will remove most warning/error message when
12
# performing LOON on the netlist.
13
#
14
# BOOM will optimize the logic
15
# BOOG will optimize/convert the logic into netlist
16
# LOON will optimize the netlist (this will report area/timing)
17
#
18
# VST is a circuit netlist file
19
# AP  is a circuit placement file (OCP/NERO create this file)
20
# VBE is alliance VHDL Behavioral Description file
21 24 arif_endro
 
22 31 arif_endro
VASYFLAGS = -V -B -I vhdl -a -p -o
23 24 arif_endro
BOOMFLAGS = -VP
24
BOOGFLAGS =
25
LOONFLAGS =
26
OCPFLAGS  = -v
27 31 arif_endro
NEROFLAGS = -V -G -6 -p
28 24 arif_endro
DRUCFLAGS =
29
S2RFLAGS  = -v
30 31 arif_endro
OCP       = ocp
31
NERO      = nero
32
DRUC      = druc
33
S2R       = s2r
34
VASY      = vasy
35
BOOM      = boom
36
BOOG      = boog
37
LOON      = loon
38
RM        = /bin/rm -vf
39
X2Y       = x2y
40
FLATLO    = flatlo
41
X2YFLAGS  = vst vst
42
FLATLOFLAGS    = -r
43
TOUCH     = touch
44 24 arif_endro
 
45 31 arif_endro
# Set-up TARGET variable respectively
46
%.ap:           TARGET = $(subst .ap,, $@)
47
%.cif:          TARGET = $(subst .cif,, $@)
48
%.vst:          TARGET = $(subst .vst,, $@)
49
%.flt:          TARGET = $(subst .flt,, $@)
50
%.flatten:      TARGET = $(subst .flatten,, $@)
51 24 arif_endro
 
52 31 arif_endro
all: done.s2r
53 24 arif_endro
 
54 31 arif_endro
%.vbe: %.vhdl
55
        @$(VASY) $(VASYFLAGS) $<
56 24 arif_endro
 
57 31 arif_endro
%.vst: %.vbe
58
        @$(BOOM) $(BOOMFLAGS) $(TARGET) $(TARGET)_o
59
        @$(BOOG) $(BOOGFLAGS) $(TARGET)_o
60
        @$(LOON) $(LOONFLAGS) $(TARGET)_o $(TARGET)
61
        -$(RM) $(TARGET)_o.*
62 24 arif_endro
 
63 31 arif_endro
%.flt: %.vbe
64
        @$(BOOM) $(BOOMFLAGS) $(TARGET)_model $(TARGET)_model_o
65
        @$(BOOG) $(BOOGFLAGS) $(TARGET)_model_o
66
        @$(LOON) $(LOONFLAGS) $(TARGET)_model_o $(TARGET)_model
67
        -$(RM) $(TARGET)_model_o.*
68
        @$(X2Y) $(X2YFLAGS) $(TARGET) $(TARGET)_m
69
        @$(FLATLO) $(FLATLOFLAGS) $(TARGET)_m $(TARGET)_o
70
        @$(LOON) $(LOONFLAGS) $(TARGET)_o $(TARGET)
71
        -$(RM) $(TARGET){_o,m}.*
72
        @$(TOUCH) $@
73 24 arif_endro
 
74 31 arif_endro
%.flatten: %.vst
75
        @$(X2Y) $(X2YFLAGS) $(TARGET) $(TARGET)_m
76
        @$(FLATLO) $(FLATLOFLAGS) $(TARGET)_m $(TARGET)_o
77
        @$(LOON) $(LOONFLAGS) $(TARGET)_o $(TARGET)
78
        -$(RM) $(TARGET){_o,m}.*
79 24 arif_endro
 
80 31 arif_endro
FLATS = adder_09bit.flt adder_10bit.flt adder_11bit.flt adder_12bit.flt adder_13bit.flt adder_14bit.flt adder_15bit.flt adder_16bit.flt adder_18bit.flt adder_16bit_u.flt sub_12bit.flt mult_8bit.flt addacc.flt fir.flt loop_filter.flt nco.flt phase_detector.flt fm.flt
81 24 arif_endro
 
82 31 arif_endro
NETS = fulladder.vst rom.vst
83 24 arif_endro
 
84 31 arif_endro
done.syn: $(NETS) $(FLATS)
85
        @$(TOUCH) $@
86 24 arif_endro
 
87 31 arif_endro
%.ap: done.syn
88
        @$(OCP) $(OCPFLAGS) -ioc $(TARGET) -gnuplot $(TARGET) $(TARGET)
89
 
90
done.nero: fm.ap
91
        @$(NERO) $(NEROFLAGS) fm fm fm
92
        @$(TOUCH) $@
93
 
94 24 arif_endro
done.druc: done.nero
95 31 arif_endro
        @$(DRUC) fm
96
        @$(TOUCH) $@
97 24 arif_endro
 
98
done.s2r: done.nero
99 31 arif_endro
        @$(S2R) $(S2RFLAGS) fm
100
        @$(TOUCH) $@
101 24 arif_endro
 
102
fm_chip.vst: fm_chip.c
103
        @genlib $<
104
 
105
clean:
106 31 arif_endro
        @rm -vf *.dat *.gpl *.vhd *.vbe *.boom *.pat *.vst *.xsc *.ap *.cif *.drc done.* *.flt

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.