OpenCores
URL https://opencores.org/ocsvn/simple_fm_receiver/simple_fm_receiver/trunk

Subversion Repositories simple_fm_receiver

[/] [simple_fm_receiver/] [trunk/] [source/] [adder_16bit_u.vhdl] - Blame information for rev 13

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 13 arif_endro 
-- $Id: adder_16bit_u.vhdl,v 1.2 2005-02-21 06:54:41 arif_endro Exp $
2 2 arif_endro 
-------------------------------------------------------------------------------
3 
-- Title       : Adder 16 bit
4 
-- Project     : FM Receiver
5 
-------------------------------------------------------------------------------
6 
-- File        : adder_16bit_u.vhdl
7 
-- Author      : "Arif E. Nugroho" <arif_endro@yahoo.com>
8 
-- Created     : 2004/12/23
9 
-- Last update :
10 13 arif_endro 
-- Simulators  :
11 2 arif_endro 
-- Synthesizers:
12 
-- Target      :
13 
-------------------------------------------------------------------------------
14 
-- Description : Ripple carry adder 16 bit with output 16 bit
15 
-------------------------------------------------------------------------------
16 13 arif_endro 
-- Copyright (C) 2004 Arif E. Nugroho
17 2 arif_endro 
-- This VHDL design file is an open design; you can redistribute it and/or
18 
-- modify it and/or implement it after contacting the author
19 
-------------------------------------------------------------------------------
20 13 arif_endro 
-------------------------------------------------------------------------------
21 
--
22 
--      THIS SOURCE FILE MAY BE USED AND DISTRIBUTED WITHOUT RESTRICTION
23 
-- PROVIDED THAT THIS COPYRIGHT STATEMENT IS NOT REMOVED FROM THE FILE AND THAT
24 
-- ANY DERIVATIVE WORK CONTAINS THE ORIGINAL COPYRIGHT NOTICE AND THE
25 
-- ASSOCIATED DISCLAIMER.
26 
--
27 
-------------------------------------------------------------------------------
28 
--
29 
--      THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
30 
-- IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
31 
-- MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO
32 
-- EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
33 
-- SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
34 
-- PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
35 
-- OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
36 
-- WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
37 
-- OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
38 
-- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 
--
40 
-------------------------------------------------------------------------------
41 2 arif_endro 
 
42 
library IEEE;
43 
use IEEE.STD_LOGIC_1164.ALL;
44 
use IEEE.STD_LOGIC_arith.ALL;
45 
 
46 
entity adder_16bit_u is
47 
   port (
48 
      addend_16bit  : in  bit_vector (15 downto 0);
49 
      augend_16bit  : in  bit_vector (15 downto 0);
50 
      adder16_output: out bit_vector (15 downto 0)
51 
      );
52 
end adder_16bit_u;
53 
 
54 
architecture structural of adder_16bit_u is
55 
 
56 
   component fulladder
57 
      port (
58 
      addend        : in   bit;
59 
      augend        : in   bit;
60 
      carry_in      : in   bit;
61 
      sum           : out  bit;
62 
      carry         : out  bit
63 
      );
64 
   end component;
65 
 
66 
-- internal signal
67 
signal c00 : bit;
68 
signal c01 : bit;
69 
signal c02 : bit;
70 
signal c03 : bit;
71 
signal c04 : bit;
72 
signal c05 : bit;
73 
signal c06 : bit;
74 
signal c07 : bit;
75 
signal c08 : bit;
76 
signal c09 : bit;
77 
signal c10 : bit;
78 
signal c11 : bit;
79 
signal c12 : bit;
80 
signal c13 : bit;
81 
signal c14 : bit;
82 
signal c15 : bit;
83 
signal c16 : bit;
84 
 
85 
begin
86 
 
87 
c00 <= '0';
88 
 
89 
fa15 : fulladder
90 
   port map (
91 
      addend     => addend_16bit(15),
92 
      augend     => augend_16bit(15),
93 
      carry_in   => c15,
94 
      sum        => adder16_output(15),
95 
      carry      => c16
96 
      );
97 
 
98 
fa14 : fulladder
99 
   port map (
100 
      addend     => addend_16bit(14),
101 
      augend     => augend_16bit(14),
102 
      carry_in   => c14,
103 
      sum        => adder16_output(14),
104 
      carry      => c15
105 
      );
106 
 
107 
fa13 : fulladder
108 
   port map (
109 
      addend     => addend_16bit(13),
110 
      augend     => augend_16bit(13),
111 
      carry_in   => c13,
112 
      sum        => adder16_output(13),
113 
      carry      => c14
114 
      );
115 
 
116 
fa12 : fulladder
117 
   port map (
118 
      addend     => addend_16bit(12),
119 
      augend     => augend_16bit(12),
120 
      carry_in   => c12,
121 
      sum        => adder16_output(12),
122 
      carry      => c13
123 
      );
124 
 
125 
fa11 : fulladder
126 
   port map (
127 
      addend     => addend_16bit(11),
128 
      augend     => augend_16bit(11),
129 
      carry_in   => c11,
130 
      sum        => adder16_output(11),
131 
      carry      => c12
132 
      );
133 
 
134 
fa10 : fulladder
135 
   port map (
136 
      addend     => addend_16bit(10),
137 
      augend     => augend_16bit(10),
138 
      carry_in   => c10,
139 
      sum        => adder16_output(10),
140 
      carry      => c11
141 
      );
142 
 
143 
fa09 : fulladder
144 
   port map (
145 
      addend     => addend_16bit(09),
146 
      augend     => augend_16bit(09),
147 
      carry_in   => c09,
148 
      sum        => adder16_output(09),
149 
      carry      => c10
150 
      );
151 
 
152 
fa08 : fulladder
153 
   port map (
154 
      addend     => addend_16bit(08),
155 
      augend     => augend_16bit(08),
156 
      carry_in   => c08,
157 
      sum        => adder16_output(08),
158 
      carry      => c09
159 
      );
160 
 
161 
fa07 : fulladder
162 
   port map (
163 
      addend     => addend_16bit(07),
164 
      augend     => augend_16bit(07),
165 
      carry_in   => c07,
166 
      sum        => adder16_output(07),
167 
      carry      => c08
168 
      );
169 
 
170 
fa06 : fulladder
171 
   port map (
172 
      addend     => addend_16bit(06),
173 
      augend     => augend_16bit(06),
174 
      carry_in   => c06,
175 
      sum        => adder16_output(06),
176 
      carry      => c07
177 
      );
178 
 
179 
fa05 : fulladder
180 
   port map (
181 
      addend     => addend_16bit(05),
182 
      augend     => augend_16bit(05),
183 
      carry_in   => c05,
184 
      sum        => adder16_output(05),
185 
      carry      => c06
186 
      );
187 
 
188 
fa04 : fulladder
189 
   port map (
190 
      addend     => addend_16bit(04),
191 
      augend     => augend_16bit(04),
192 
      carry_in   => c04,
193 
      sum        => adder16_output(04),
194 
      carry      => c05
195 
      );
196 
 
197 
fa03 : fulladder
198 
   port map (
199 
      addend     => addend_16bit(03),
200 
      augend     => augend_16bit(03),
201 
      carry_in   => c03,
202 
      sum        => adder16_output(03),
203 
      carry      => c04
204 
      );
205 
 
206 
fa02 : fulladder
207 
   port map (
208 
      addend     => addend_16bit(02),
209 
      augend     => augend_16bit(02),
210 
      carry_in   => c02,
211 
      sum        => adder16_output(02),
212 
      carry      => c03
213 
      );
214 
 
215 
fa01 : fulladder
216 
   port map (
217 
      addend     => addend_16bit(01),
218 
      augend     => augend_16bit(01),
219 
      carry_in   => c01,
220 
      sum        => adder16_output(01),
221 
      carry      => c02
222 
      );
223 
 
224 
fa00 : fulladder
225 
   port map (
226 
      addend     => addend_16bit(00),
227 
      augend     => augend_16bit(00),
228 
      carry_in   => c00,
229 
      sum        => adder16_output(00),
230 
      carry      => c01
231 
      );
232 
 
233 
end structural;

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.