| 1 |
3 |
mgeng |
----------------------------------------------------------------------
|
| 2 |
|
|
---- ----
|
| 3 |
|
|
---- Test pattern generator for the ----
|
| 4 |
|
|
---- Synchronous static RAM ("Zero Bus Turnaround" RAM, ZBT RAM) ----
|
| 5 |
|
|
---- simulation model. ----
|
| 6 |
|
|
---- Entity declaration only. ----
|
| 7 |
|
|
---- ----
|
| 8 |
|
|
---- This file is part of the simu_mem project. ----
|
| 9 |
|
|
---- ----
|
| 10 |
|
|
---- Authors: ----
|
| 11 |
|
|
---- - Michael Geng, vhdl@MichaelGeng.de ----
|
| 12 |
|
|
---- ----
|
| 13 |
|
|
----------------------------------------------------------------------
|
| 14 |
|
|
---- ----
|
| 15 |
|
|
---- Copyright (C) 2008 Authors ----
|
| 16 |
|
|
---- ----
|
| 17 |
|
|
---- This source file may be used and distributed without ----
|
| 18 |
|
|
---- restriction provided that this copyright statement is not ----
|
| 19 |
|
|
---- removed from the file and that any derivative work contains ----
|
| 20 |
|
|
---- the original copyright notice and the associated disclaimer. ----
|
| 21 |
|
|
---- ----
|
| 22 |
|
|
---- This source file is free software; you can redistribute it ----
|
| 23 |
|
|
---- and/or modify it under the terms of the GNU Lesser General ----
|
| 24 |
|
|
---- Public License as published by the Free Software Foundation; ----
|
| 25 |
|
|
---- either version 2.1 of the License, or (at your option) any ----
|
| 26 |
|
|
---- later version. ----
|
| 27 |
|
|
---- ----
|
| 28 |
|
|
---- This source is distributed in the hope that it will be ----
|
| 29 |
|
|
---- useful, but WITHOUT ANY WARRANTY; without even the implied ----
|
| 30 |
|
|
---- warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ----
|
| 31 |
|
|
---- PURPOSE. See the GNU Lesser General Public License for more ----
|
| 32 |
|
|
---- details. ----
|
| 33 |
|
|
---- ----
|
| 34 |
|
|
---- You should have received a copy of the GNU Lesser General ----
|
| 35 |
|
|
---- Public License along with this source; if not, download it ----
|
| 36 |
|
|
---- from http://www.gnu.org/licenses/lgpl.html ----
|
| 37 |
|
|
---- ----
|
| 38 |
|
|
----------------------------------------------------------------------
|
| 39 |
|
|
-- CVS Revision History
|
| 40 |
|
|
--
|
| 41 |
|
|
-- $Log: not supported by cvs2svn $
|
| 42 |
|
|
--
|
| 43 |
|
|
LIBRARY ieee, misc, RAM;
|
| 44 |
|
|
USE ieee.std_logic_1164.ALL;
|
| 45 |
|
|
USE ieee.numeric_std.ALL;
|
| 46 |
|
|
USE misc.math_pkg.ALL;
|
| 47 |
|
|
USE RAM.ZBT_RAM_pkg.ALL;
|
| 48 |
|
|
USE work.patgen_pkg.ALL;
|
| 49 |
|
|
|
| 50 |
|
|
ENTITY patgen IS
|
| 51 |
|
|
GENERIC (
|
| 52 |
|
|
clk_periode : TIME;
|
| 53 |
|
|
tOE : TIME := 2.7 ns;
|
| 54 |
|
|
tWS : TIME := 1.2 ns;
|
| 55 |
|
|
tWH : TIME := 0.3 ns);
|
| 56 |
|
|
PORT (
|
| 57 |
|
|
-- system clock
|
| 58 |
|
|
Clk : IN STD_LOGIC;
|
| 59 |
|
|
|
| 60 |
|
|
-- global reset
|
| 61 |
|
|
Rst : IN STD_LOGIC;
|
| 62 |
|
|
|
| 63 |
|
|
-- clock enable
|
| 64 |
|
|
Ena : IN STD_LOGIC;
|
| 65 |
|
|
|
| 66 |
|
|
A : OUT STD_LOGIC_VECTOR;
|
| 67 |
|
|
D : OUT STD_LOGIC_VECTOR;
|
| 68 |
|
|
CKE_n : BUFFER STD_LOGIC;
|
| 69 |
|
|
CS1_n : BUFFER STD_LOGIC;
|
| 70 |
|
|
CS2 : BUFFER STD_LOGIC;
|
| 71 |
|
|
CS2_n : BUFFER STD_LOGIC;
|
| 72 |
|
|
WE_n : BUFFER STD_LOGIC;
|
| 73 |
|
|
BW_n : BUFFER STD_LOGIC_VECTOR;
|
| 74 |
|
|
OE_n : BUFFER STD_LOGIC;
|
| 75 |
|
|
ADV : BUFFER STD_LOGIC;
|
| 76 |
|
|
ZZ : BUFFER STD_LOGIC;
|
| 77 |
|
|
LBO_n : BUFFER STD_LOGIC);
|
| 78 |
|
|
END ENTITY patgen;
|
